21439 lines
1.2 MiB
21439 lines
1.2 MiB
; --------------------------------------------------------------------------------
|
|
; @Title: GD32F5xx On-Chip Peripherals
|
|
; @Props: Released
|
|
; @Author: KRZ
|
|
; @Changelog: 2024-04-16 KRZ
|
|
; @Manufacturer: GigaDevice - GigaDevice Semiconductor Inc.
|
|
; @Doc: Generated (TRACE32, build: 168529.), based on: GD32F5xx.svd (Ver. 1.0)
|
|
; @Core: Cortex-M33F
|
|
; @Chip: GD32F527IM, GD32F527IS, GD32F527RM, GD32F527RS,
|
|
; GD32F527VM, GD32F527VS, GD32F527ZM, GD32F527ZS
|
|
; @Copyright: (C) 1989-2024 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: pergd32f5xx.per 17775 2024-04-16 12:22:54Z kwisniewski $
|
|
|
|
AUTOINDENT.ON CENTER TREE
|
|
ENUMDELIMITER ","
|
|
base ad:0x0
|
|
tree.close "Core Registers (Cortex-M33F)"
|
|
AUTOINDENT.PUSH
|
|
AUTOINDENT.OFF
|
|
tree "System Control"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 12.
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ACTLR,Auxiliary Control Register"
|
|
bitfld.long 0x00 29. " EXTEXCLALL ,Allows external exclusive operations to be used in a configuration with no MPU" "No,Yes"
|
|
bitfld.long 0x00 12. " DISITMATBFLUSH ,Disables ITM and DWT ATB flush" "No,Yes"
|
|
bitfld.long 0x00 10. " FPEXCODIS ,Disables FPU exception outputs" "No,Yes"
|
|
textline " "
|
|
bitfld.long 0x00 9. " DISOOFP ,Disables floating-point" "No,Yes"
|
|
bitfld.long 0x00 2. " DISFOLD ,Disables dual-issue functionality" "No,Yes"
|
|
bitfld.long 0x00 0. " DISMCYCINT ,Disables interruption of multi-cycle" "No,Yes"
|
|
group.long 0x0C++0x0F
|
|
line.long 0x00 "CPPWR,Coprocessor Power Control Register"
|
|
bitfld.long 0x00 21. " SUS10 ,State unknown Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 20. " SU10 ,This bit indicates and allows modification of whether the state associated with the floating point unit is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
bitfld.long 0x00 15. " SUS7 ,State unknown Secure only" "Both states,Secure only"
|
|
textline " "
|
|
bitfld.long 0x00 14. " SU7 ,This bit indicates and allows modification of whether the state associated with the coprocessor 7 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
bitfld.long 0x00 13. " SUS6 ,State unknown Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 12. " SU6 ,This bit indicates and allows modification of whether the state associated with the coprocessor 6 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 11. " SUS5 ,State unknown Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 10. " SU5 ,This bit indicates and allows modification of whether the state associated with the coprocessor 5 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
bitfld.long 0x00 9. " SUS4 ,State unknown Secure only" "Both states,Secure only"
|
|
textline " "
|
|
bitfld.long 0x00 8. " SU4 ,This bit indicates and allows modification of whether the state associated with the coprocessor 4 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
bitfld.long 0x00 7. " SUS3 ,State unknown Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 6. " SU3 ,This bit indicates and allows modification of whether the state associated with the coprocessor 3 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 5. " SUS2 ,State unknown Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 4. " SU2 ,This bit indicates and allows modification of whether the state associated with the coprocessor 2 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
bitfld.long 0x00 3. " SUS1 ,State unknown Secure only" "Both states,Secure only"
|
|
textline " "
|
|
bitfld.long 0x00 2. " SU1 ,This bit indicates and allows modification of whether the state associated with the coprocessor 1 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
bitfld.long 0x00 1. " SUS0 ,State unknown Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 0. " SU0 ,This bit indicates and allows modification of whether the state associated with the coprocessor 0 is permitted to become UNKNOWN" "Not permitted,Permitted"
|
|
line.long 0x04 "SYST_CSR,SysTick Control and Status Register"
|
|
rbitfld.long 0x04 16. " COUNTFLAG ,Counter Flag" "Not counted,Counted"
|
|
bitfld.long 0x04 2. " CLKSOURCE ,SysTick clock source" "External,Core"
|
|
bitfld.long 0x04 1. " TICKINT ,SysTick Handler" "No SysTick,SysTick"
|
|
textline " "
|
|
bitfld.long 0x04 0. " ENABLE ,Counter Enable" "Disabled,Enabled"
|
|
line.long 0x08 "SYST_RVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x08 0.--23. 1. " RELOAD ,The value to load into the SYST_CVR when the counter reaches 0"
|
|
line.long 0x0C "SYST_CVR,SysTick Current Value Register"
|
|
hexmask.long.tbyte 0x0C 0.--23. 1. " CURRENT ,Current counter value"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SYST_CALIB,SysTick Calibration value Register"
|
|
bitfld.long 0x00 31. " NOREF ,Indicates whether the implementation defined reference clock is implemented" "Implemented,Not implemented"
|
|
bitfld.long 0x00 30. " SKEW ,Indicates whether the 10ms calibration value is exact" "Exact,Inexact"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " TENMS ,Holds a reload value to be used for 10ms (100Hz) timing"
|
|
rgroup.long 0xD00++0x03
|
|
line.long 0x00 "CPUID,CPUID Base Register"
|
|
abitfld.long 0x00 24.--31. " IMPLEMENTER ,Implementer code that Arm has assigned" "0x41=Arm Limited"
|
|
bitfld.long 0x00 20.--23. " VARIANT ,Variant number to distinguish between different product variants or major revisions of the product" "r0,r1,r2,r3,r4,r5,r6,r7,r8,r9,r10,r11,r12,r13,r14,r15"
|
|
bitfld.long 0x00 16.--19. " ARCHITECTURE ,Indicates the architecture version" "Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,ARMv8-M w/ Main Extension"
|
|
newline
|
|
abitfld.long 0x00 4.--15. " PARTNO ,Indicates part number" "0xD21=Cortex-M33"
|
|
bitfld.long 0x00 0.--3. " REVISION ,Revision number to distinguish between different patches of the product" "p0,p1,p2,p3,p4,p5,p6,p7,p8,p9,p10,p11,p12,p13,p14,p15"
|
|
group.long 0xD04++0x23
|
|
line.long 0x00 "ICSR,Interrupt Control and State Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x00 30. " PENDNMISET , On writes allows the NMI exception to be set as pending. On reads indicates whether the NMI exception is pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x00 27. " PENDSVSET , On writes allows the PendSV exception for the selected Security state to be set as pending. On reads indicates whether the PendSV for the selected Security state exception is pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x00 25. " PENDSTSET ,On writes, sets the SysTick exception as pending. On reads, indicates the current state of the exception" "Not pending,Pending"
|
|
textline " "
|
|
bitfld.long 0x00 24. " STTNS ,Controls whether in a single SysTick implementation the SysTick is Secure or Non-secure" "Secure,Non-secure"
|
|
rbitfld.long 0x00 23. " ISRPREEMPT ,Indicates whether a pending exception will be serviced on exit from debug halt state" "Disabled,Enabled"
|
|
rbitfld.long 0x00 22. " ISRPENDING ,Indicates whether an external interrupt, generated by the NVIC, is pending" "Not pending,Pending"
|
|
textline " "
|
|
hexmask.long.word 0x00 12.--20. 1. " VECTPENDING ,The exception number of the highest priority pending and enabled interrupt"
|
|
rbitfld.long 0x00 11. " RETTOBASE ,Indicates whether there is an active exception other than the exception indicated by the current value of the IPSR" "Present,Absent"
|
|
hexmask.long.word 0x00 0.--8. 1. " VECTACTIVE ,The exception number of the current executing exception"
|
|
line.long 0x04 "VTOR,Vector Table Offset Register"
|
|
hexmask.long 0x04 7.--31. 0x80 " TBLOFF ,Bits[31:7] of the vector table address"
|
|
line.long 0x08 "AIRCR,Application Interrupt and Reset Control Register"
|
|
hexmask.long.word 0x08 16.--31. 1. " VECTKEYSTAT ,Vector Key"
|
|
rbitfld.long 0x08 15. " ENDIANNESS ,Indicates the memory system endianness" "Little endian,Big endian"
|
|
bitfld.long 0x08 14. " PRIS ,Prioritize Secure exceptions" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 13. " BFHFNMINS ,BusFault BusFault HardFault and NMI Non-secure enable" "Disabled,Enabled"
|
|
bitfld.long 0x08 8.--10. " PRIGROUP ,Priority grouping. Group priority field bits/Subpriority field bits" "[7:1]/[0],[7:2]/[1:0],[7:3]/[2:0],[7:4]/[3:0],[7:5]/[4:0],[7:6]/[5:0],[7]/[6:0],-/[7:0]"
|
|
bitfld.long 0x08 3. " SYSRESETREQS ,System reset request Secure only" "Both states,Secure only"
|
|
textline " "
|
|
bitfld.long 0x08 2. " SYSRESETREQ ,System reset request" "Not requested,Requested"
|
|
bitfld.long 0x08 1. " VECTCLRACTIVE ,Writing 1 to this bit clears all active state information for fixed and configurable exceptions" "No effect,Clear"
|
|
line.long 0x0C "SCR,System Control Register"
|
|
bitfld.long 0x0C 4. " SEVONPEND ,Determines whether an interrupt transition from inactive state to pending state is a wakeup event" "Not wakeup,Wakeup"
|
|
bitfld.long 0x0C 3. " SLEEPDEEPS ,Controls whether the SLEEPDEEP bit is only accessible from the secure state" "Both states,Secure only"
|
|
bitfld.long 0x0C 2. " SLEEPDEEP ,Provides a qualifying hint indicating that waking from sleep might take longer" "Not deep sleep,Deep sleep"
|
|
textline " "
|
|
bitfld.long 0x0C 1. " SLEEPONEXIT ,Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state" "Disabled,Enabled"
|
|
line.long 0x10 "CCR,Configuration and Control Register"
|
|
bitfld.long 0x10 18. " BP ,Branch prediction enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x10 17. " IC ,Instruction cache enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x10 16. " DC ,Cache enable bit" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 10. " STKOFHFNMIGN ,Controls the effect of a stack limit violation while executing at a requested priority less than 0" "Not ignored,Ignored"
|
|
bitfld.long 0x10 8. " BFHFNMIGN ,Determines the effect of precise busfaults on handlers running at a requested priority less than 0" "Not ignored,Ignored"
|
|
bitfld.long 0x10 4. " DIV_0_TRP ,Controls the trap on divide by 0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 3. " UNALIGN_TRP ,Controls the trapping of unaligned word or halfword accesses" "Disabled,Enabled"
|
|
bitfld.long 0x10 1. " USERSETMPEND ,Controls whether unprivileged software can access the STIR" "Disabled,Enabled"
|
|
line.long 0x14 "SHPR1,System Handler Priority Register 1"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_7 ,Priority of system handler 7, SecureFault"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_6 ,Priority of system handler 6, UsageFault"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_5 ,Priority of system handler 5, BusFault"
|
|
textline " "
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_4 ,Priority of system handler 4, MemManage"
|
|
line.long 0x18 "SHPR2,System Handler Priority Register 2"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_11 ,Priority of system handler 11, SVCall"
|
|
line.long 0x1C "SHPR3,System Handler Priority Register 3"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_15 ,Priority of system handler 15, SysTick"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_14 ,Priority of system handler 14, PendSV"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_12 ,Priority of system handler 12, DebugMonitor"
|
|
line.long 0x20 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x20 21. " HARDFAULTPENDED ,HardFault exception status" "Not pending,Pending"
|
|
bitfld.long 0x20 20. " SECUREFAULTPENDED ,SecureFault exception status" "Not pending,Pending"
|
|
bitfld.long 0x20 19. " SECUREFAULTENA ,SecureFault exception enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x20 18. " USGFAULTENA ,UsageFault exception enable" "Disabled,Enabled"
|
|
bitfld.long 0x20 17. " BUSFAULTENA ,BusFault exception enable" "Disabled,Enabled"
|
|
bitfld.long 0x20 16. " MEMFAULTENA ,MemManage exception enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x20 15. " SVCALLPENDED ,SVCall exception status" "Not pending,Pending"
|
|
bitfld.long 0x20 14. " BUSFAULTPENDED ,BusFault exception status" "Not pending,Pending"
|
|
bitfld.long 0x20 13. " MEMFAULTPENDED ,MemManage exception status" "Not pending,Pending"
|
|
textline " "
|
|
bitfld.long 0x20 12. " USGFAULTPENDED ,UsageFault exception status" "Not pending,Pending"
|
|
bitfld.long 0x20 11. " SYSTICKACT ,SysTick exception status" "Not active,Active"
|
|
bitfld.long 0x20 10. " PENDSVACT ,PendSV exception status" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 8. " MONITORACT ,Monitor exception status" "Not active,Active"
|
|
bitfld.long 0x20 7. " SVCALLACT ,SVCall exception status" "Not active,Active"
|
|
bitfld.long 0x20 5. " NMIACT ,NMI exception status" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 4. " SECUREFAULTACT ,SecureFault exception status" "Not active,Active"
|
|
bitfld.long 0x20 3. " USGFAULTACT ,UsageFault exception status" "Not active,Active"
|
|
bitfld.long 0x20 2. " HARDFAULTACT ,HardFault exception status for the selected Security state" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 1. " BUSFAULTACT ,BusFault exception status" "Not active,Active"
|
|
bitfld.long 0x20 0. " MEMFAULTACT ,MemManage exception status" "Not active,Active"
|
|
group.byte 0xD28++0x1
|
|
line.byte 0x00 "MMFSR,MemManage Status Register"
|
|
bitfld.byte 0x00 7. " MMARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x00 5. " MLSPERR ,A MemManage fault occurred during FP lazy state preservation" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 4. " MSTKERR ,Stacking Access Violations" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x00 3. " MUNSTKERR ,Unstacking Access Violations" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " DACCVIOL ,Data Access Violation" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " IACCVIOL ,Instruction Access Violation" "Not occurred,Occurred"
|
|
line.byte 0x01 "BFSR,Bus Fault Status Register"
|
|
bitfld.byte 0x01 7. " BFARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x01 5. " LSPERR ,A bus fault occurred during FP lazy state preservation" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 4. " STKERR ,Derived bus fault (exception entry)" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x01 3. " UNSTKERR ,Derived bus fault (exception return)" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 2. " IMPRECISERR ,Imprecise data access error" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 1. " PRECISERR ,Precise data access error" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x01 0. " IBUSERR ,Bus fault on an instruction prefetch" "Not occurred,Occurred"
|
|
group.word 0xD2A++0x1
|
|
line.word 0x00 "UFSR,Usage Fault Status Register"
|
|
eventfld.word 0x00 9. " DIVBYZERO ,Divide by zero error" "No error,Error"
|
|
eventfld.word 0x00 8. " UNALIGNED ,Unaligned access error" "No error,Error"
|
|
eventfld.word 0x00 4. " STKOF ,Stack overflow error" "No error,Error"
|
|
textline " "
|
|
eventfld.word 0x00 3. " NOCP ,A coprocessor access error" "No error,Error"
|
|
eventfld.word 0x00 2. " INVPC ,An integrity check error" "No error,Error"
|
|
eventfld.word 0x00 1. " INVSTATE , Invalid Combination of EPSR and Instruction" "No error,Error"
|
|
textline " "
|
|
eventfld.word 0x00 0. " UNDEFINSTR ,Undefined instruction error" "No error,Error"
|
|
group.long 0xD2C++0x03
|
|
line.long 0x00 "HFSR,HardFault Status Register"
|
|
bitfld.long 0x00 31. " DEBUGEVT ,Indicates when a Debug event has occurred" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " FORCED ,Indicates that a fault with configurable priority has been escalated to a HardFault exception" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " VECTTBL ,Indicates when a fault has occurred because of a vector table read error on exception processing" "Not occurred,Occurred"
|
|
group.long 0xD34++0x0B
|
|
line.long 0x00 "MMFAR,MemManage Fault Address Register"
|
|
line.long 0x04 "BFAR,BusFault Address Register"
|
|
line.long 0x08 "AFSR,Auxiliary Fault Status Register"
|
|
group.long 0xD88++0x03
|
|
line.long 0x00 "CPACR,Coprocessor Access Control Register"
|
|
bitfld.long 0x00 20.--21. " CP10 ,Access privileges for coprocessor 10" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 14.--15. " CP7 ,Access privileges for coprocessor 7" "Denied,Privileged,,Full"
|
|
textline " "
|
|
bitfld.long 0x00 12.--13. " CP6 ,Access privileges for coprocessor 6" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 10.--11. " CP5 ,Access privileges for coprocessor 5" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 8.--9. " CP4 ,Access privileges for coprocessor 4" "Denied,Privileged,,Full"
|
|
textline " "
|
|
bitfld.long 0x00 6.--7. " CP3 ,Access privileges for coprocessor 3" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 4.--5. " CP2 ,Access privileges for coprocessor 2" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 2.--3. " CP1 ,Access privileges for coprocessor 1" "Denied,Privileged,,Full"
|
|
textline " "
|
|
bitfld.long 0x00 0.--1. " CP0 ,Access privileges for coprocessor 0" "Denied,Privileged,,Full"
|
|
if PER.ADDRESS.isSECUREEX(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD48)
|
|
group.long 0xD8C++0x03
|
|
line.long 0x00 "NSACR,Non-Secure Access Control Register"
|
|
bitfld.long 0x00 11. " CP11 ,Enables Non-secure access to coprocessor CP11" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " CP10 ,Enables Non-secure access to coprocessor CP10" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " CP7 ,Enables Non-secure access to coprocessor CP7" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 6. " CP6 ,Enables Non-secure access to coprocessor CP6" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " CP5 ,Enables Non-secure access to coprocessor CP5" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " CP4 ,Enables Non-secure access to coprocessor CP4" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 3. " CP3 ,Enables Non-secure access to coprocessor CP3" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " CP2 ,Enables Non-secure access to coprocessor CP2" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " CP1 ,Enables Non-secure access to coprocessor CP1" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0. " CP0 ,Enables Non-secure access to coprocessor CP0" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD8C++0x03
|
|
hide.long 0x00 "NSACR,Non-Secure Access Control Register (not accessible)"
|
|
endif
|
|
wgroup.long 0xF00++0x03
|
|
line.long 0x00 "STIR,Software Triggered Interrupt Register"
|
|
hexmask.long.word 0x00 0.--8. 1. " INTID ,Indicates the interrupt to be pended"
|
|
tree "Memory System"
|
|
width 10.
|
|
rgroup.long 0xD78++0x03
|
|
line.long 0x00 "CLIDR,Cache Level ID Register"
|
|
bitfld.long 0x00 30.--31. " ICB ,Inner cache boundary" "Not disclosed,L1 cache highest,L2 cache highest,L3 cache highest"
|
|
bitfld.long 0x00 27.--29. " LOU ,LOUU" "Level 1,Level 2,?..."
|
|
bitfld.long 0x00 24.--26. " LOC ,Level of Coherency" "Level 1,Level 2,?..."
|
|
textline " "
|
|
bitfld.long 0x00 18.--20. " CL7 ,Cache type field level 7" "No cache,Instr. only,Data only,Data and Instr.,Unified cache,?..."
|
|
bitfld.long 0x00 15.--17. " CL6 ,Cache type field level 6" "No cache,?..."
|
|
bitfld.long 0x00 12.--14. " CL5 ,Cache type field level 5" "No cache,?..."
|
|
textline " "
|
|
bitfld.long 0x00 9.--11. " CL4 ,Cache type field level 4" "No cache,?..."
|
|
bitfld.long 0x00 6.--8. " CL3 ,Cache type field level 3" "No cache,?..."
|
|
bitfld.long 0x00 3.--5. " CL2 ,Cache type field level 2" "No cache,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--2. " CL1 ,Cache type field level 1" "No cache,Instr. only,Data only,Data and Instr.,?..."
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD7C)&0xE0000000)==0x80000000)
|
|
rgroup.long 0xD7C++0x03
|
|
line.long 0x00 "CTR,Cache Type Register"
|
|
bitfld.long 0x00 29.--31. " FORMAT ,Indicates the implemented CTR format" "No Cache,,,,Cache,?..."
|
|
bitfld.long 0x00 24.--27. " CWG ,Cache Write-back Granule" "0,1,2,3,4,5,6,7,8,9,?..."
|
|
bitfld.long 0x00 20.--23. " ERG ,Exclusives Reservation Granule" "0,1,2,3,4,5,6,7,8,9,?..."
|
|
textline " "
|
|
bitfld.long 0x00 16.--19. " DMINLINE ,Log 2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. " IMINLINE ,Log 2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
else
|
|
rgroup.long 0xD7C++0x03
|
|
line.long 0x00 "CTR,Cache Type Register"
|
|
bitfld.long 0x00 29.--31. " FORMAT ,Indicates the implemented CTR format" "No Cache,,,,Cache,?..."
|
|
endif
|
|
rgroup.long 0xD80++0x03
|
|
line.long 0x00 "CCSIDR,Cache Size ID Register"
|
|
bitfld.long 0x00 31. " WT ,Indicates support available for Write-Through" "Not supported,Supported"
|
|
bitfld.long 0x00 30. " WB ,Indicates support available for Write-Back" "Not supported,Supported"
|
|
bitfld.long 0x00 29. " RA ,Indicates support available for read allocation" "Not supported,Supported"
|
|
textline " "
|
|
bitfld.long 0x00 28. " WA ,Indicates support available for write allocation" "Not supported,Supported"
|
|
hexmask.long.word 0x00 13.--27. 1. " NUMSETS ,Indicates the number of sets as (number of sets) - 1"
|
|
hexmask.long.word 0x00 3.--12. 1. " ASSOCIATIVITY ,Indicates the number of ways as (number of ways) - 1"
|
|
textline " "
|
|
bitfld.long 0x00 0.--2. " LINESIZE ,Indicates the number of words in each cache line" "4,8,16,32,64,128,256,512"
|
|
group.long 0xD84++0x03
|
|
line.long 0x00 "CSSELR,Cache Size Selection Register"
|
|
bitfld.long 0x00 1.--3. " LEVEL ,Identifies which cache level to select" "Level 1,Level 2,Level 3,Level 4,Level 5,Level 6,Level 7,?..."
|
|
bitfld.long 0x00 0. " IND ,Identifies instruction or data cache to use" "Data/Unified,Instruction"
|
|
wgroup.long 0xF50++0x03
|
|
line.long 0x00 "ICIALLU,I-Cache Invalidate All to PoU"
|
|
wgroup.long 0xF58++0x23
|
|
line.long 0x00 "ICIMVAU,I-Cache Invalidate by MVA to PoU"
|
|
line.long 0x04 "DCIMVAC,D-Cache Invalidate by MVA to PoC"
|
|
line.long 0x08 "DCISW,D-Cache Invalidate by Set-Way"
|
|
hexmask.long 0x08 4.--31. 1. " SETWAY ,Defines number of the way to operate on and number of the set to operate on"
|
|
bitfld.long 0x08 1.--3. " LEVEL ,Cache level to operate on, minus" "L1,L2,L3,L4,L5,L6,L7,L8"
|
|
line.long 0x0C "DCCMVAU,D-Cache Clean by MVA to PoU"
|
|
line.long 0x10 "DCCMVAC,D-Cache Clean by MVA to PoC"
|
|
line.long 0x14 "DCCSW,D-Cache Clean by Set-Way"
|
|
hexmask.long 0x14 4.--31. 1. " SETWAY ,Defines number of the way to operate on and number of the set to operate on"
|
|
bitfld.long 0x14 1.--3. " LEVEL ,Cache level to operate on, minus" "L1,L2,L3,L4,L5,L6,L7,L8"
|
|
line.long 0x18 "DCCIMVAC,D-Cache Clean and Invalidate by MVA to PoC"
|
|
line.long 0x1C "DCCISW,D-Cache Clean and Invalidate by Set-Way"
|
|
hexmask.long 0x1C 4.--31. 1. " SETWAY ,Defines number of the way to operate on and number of the set to operate on"
|
|
bitfld.long 0x1C 1.--3. " LEVEL ,Cache level to operate on, minus" "L1,L2,L3,L4,L5,L6,L7,L8"
|
|
line.long 0x20 "BPIALL,Branch Predictor Invalidate All"
|
|
tree.end
|
|
tree "Feature Registers"
|
|
width 10.
|
|
rgroup.long 0xD40++0x0B
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 4.--7. " STATE1 ,T32 instruction set support" ",,,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " STATE0 ,ARM instruction set support" "Not supported,?..."
|
|
line.long 0x04 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x04 8.--11. " MPROF ,M profile programmers' model" ",,2-stack,?..."
|
|
bitfld.long 0x04 4.--7. " SECURITY ,Security support" "Not implemented,Implemented,?..."
|
|
line.long 0x08 "ID_DFR0,Debug Feature Register 0"
|
|
bitfld.long 0x08 20.--23. " MPROFDBG ,M-profile debug. Indicates the supported M-profile debug architecture" "Not supported,ARMv8-M Debug architecture,?..."
|
|
rgroup.long 0xD4C++0x03
|
|
line.long 0x00 "ID_AFR0,Auxiliary Feature Register 0"
|
|
rgroup.long 0xD50++0x03
|
|
line.long 0x00 "ID_MMFR0,Memory Model Feature Register 0"
|
|
bitfld.long 0x00 20.--23. " AUXREG ,Indicates the support for Auxiliary registers" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " TCM ,Indicates the support for Tightly Coupled Memory (TCM)" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 12.--15. " SHRLEV ,Indicates the number of shareability levels implemented" "1 level,2 levels,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " OUTMSHR ,Indicates the outermost shareability domain implemented" "Non-cacheable,HW coherency,,,,,,,,,,,,,,Ignored"
|
|
bitfld.long 0x00 4.--7. " PMSASUP ,Indicates support for a PMSA" "Not supported,,,,PMSAv8,?..."
|
|
rgroup.long 0xD54++0x03
|
|
line.long 0x00 "ID_MMFR1,Memory Model Feature Register 1"
|
|
rgroup.long 0xD58++0x03
|
|
line.long 0x00 "ID_MMFR2,Memory Model Feature Register 2"
|
|
bitfld.long 0x00 24.--27. " WFISTALL ,Indicates the support for Wait For Interrupt (WFI) stalling" "Not supported,Supported,?..."
|
|
rgroup.long 0xD5C++0x03
|
|
line.long 0x00 "ID_MMFR3,Memory Model Feature Register 3"
|
|
bitfld.long 0x00 8.--11. " BPMAINT ,Indicates the supported branch predictor maintenance" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 4.--7. " CMAINTSW ,Indicates the supported cache maintenance operations by set/way" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " CMAINTVA ,Indicates the supported cache maintenance operations by virtual-address" "Not supported,Supported,?..."
|
|
rgroup.long 0xD60++0x03
|
|
line.long 0x00 "ID_ISAR0,Instruction Set Attributes Register 0"
|
|
bitfld.long 0x00 24.--27. " DIVIDE ,Indicates the supported divide instructions" "Not supported,SDIV/UDIV,?..."
|
|
bitfld.long 0x00 20.--23. " DEBUG ,Indicates the supported debug instructions" "Not supported,BKPT,?..."
|
|
bitfld.long 0x00 16.--19. " COPROC ,Indicates the supported coprocessor instructions" "Not supported,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " CMPBRANCH ,Indicates the supported combined compare and branch instructions" "Not supported,CBNZ/CBZ,?..."
|
|
bitfld.long 0x00 8.--11. " BITFIELD ,Indicates the supported bitfield instructions" "Not supported,BFC/BFI/SBFX/UBFX,?..."
|
|
bitfld.long 0x00 4.--7. " BITCOUNT ,Indicates the supported bit counting instructions" "Not supported,CLZ,?..."
|
|
rgroup.long 0xD64++0x03
|
|
line.long 0x00 "ID_ISAR1,Instruction Set Attributes Register 1"
|
|
bitfld.long 0x00 24.--27. " INTERWORK ,Indicates the supported Interworking instructions" "Not supported,BX,BX/BLX,?..."
|
|
bitfld.long 0x00 20.--23. " IMMEDIATE ,Indicates the support for data-processing instructions with long immediates" "Not supported,ADDW/MOVW/MOVT/SUBW,?..."
|
|
bitfld.long 0x00 16.--19. " IFTHEN ,Indicates the supported IfThen instructions" "Not supported,IT,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " EXTEND ,Indicates the supported Extend instructions" "Not supported,Basic,Extended,?..."
|
|
rgroup.long 0xD68++0x03
|
|
line.long 0x00 "ID_ISAR2,Instruction Set Attributes Register 2"
|
|
bitfld.long 0x00 28.--31. " REVERSAL ,Indicates the supported reversal instructions" "Not supported,REV/REV16/REVSH,REV/REV16/REVSH/RBIT,?..."
|
|
bitfld.long 0x00 20.--23. " MULTU ,Indicates the supported advanced unsigned multiply instructions" "Not supported,UMULL/UMLAL,UMULL/UMLAL/UMAAL,?..."
|
|
bitfld.long 0x00 16.--19. " MULTS ,Indicates the supported advanced signed multiply instructions" "Not supported,SMULL/SMLAL,,SMULL/SMLAL/DSP,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " MULT ,Indicates the supported additional multiply instructions" "Not supported,MUL,MUL/MLA/MLS,?..."
|
|
bitfld.long 0x00 8.--11. " MULTIACCESSINT ,Indicates the support for multi-access interruptible instructions" "Not supported,LDM/STM restartable,LDM/STM continuable,?..."
|
|
bitfld.long 0x00 4.--7. " MEMHINT ,Indicates the supported memory hint instructions" "Not supported,,,PLD/PLI,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " LOADSTORE ,Indicates the supported additional load and store instructions" "Not supported,,Load-acquire/Store-release/Exclusive,?..."
|
|
rgroup.long 0xD6C++0x03
|
|
line.long 0x00 "ID_ISAR3,Instruction Set Attributes Register 3"
|
|
bitfld.long 0x00 24.--27. " TRUENOP ,Indicates the support for a true NOP instruction" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 20.--23. " THUMBCOPY ,Indicates the supported non flag-setting MOV instructions" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " TABBRANCH ,Indicates the supported Table Branch instructions" "Not supported,TBB/TBH,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " SYNCHPRIM ,Indicates the supported Table Branch instructions" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " SVC ,Indicates the supported SVC instructions" "Not supported,SVC,?..."
|
|
bitfld.long 0x00 4.--7. " SIMD ,Indicates the supported SIMD instructions" "Not supported,Supported,,Extended,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " SATURATE ,Indicates the supported Saturate instructions" "Not supported,QADD/QDADD/QDSUB/QSUB/Q-bit,?..."
|
|
rgroup.long 0xD70++0x03
|
|
line.long 0x00 "ID_ISAR4,Instruction Set Attributes Register 4"
|
|
bitfld.long 0x00 24.--27. " PSR_M ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,CPS/MRS/MSR,?..."
|
|
bitfld.long 0x00 20.--23. " SYNCHPRIMFRAC ,Indicates the supported M profile instructions to modify the PSRs" ",,,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " BARRIER ,Indicates the supported Barrier instructions" "Not supported,,,DMB/DSB/ISB,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " WRITEBACK ,Indicates the support for writeback addressing modes" "Basic support,Full support,?..."
|
|
bitfld.long 0x00 4.--7. " WITHSHIFTS ,Indicates the support for instructions with shifts" "MOV/shift,,,Load/store,?..."
|
|
bitfld.long 0x00 0.--3. " UNPRIV ,Indicates the supported unprivileged instructions" "Not supported,LDRBT/LDRT/STRBT/STRT,?..."
|
|
tree.end
|
|
tree "CoreSight Identification Registers"
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 11.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xFBC))&0x100000)==0x100000)
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "DDEVARCH,SCS CoreSight Device Architecture Register"
|
|
hexmask.long.word 0x00 21.--31. 1. " ARCHITECT ,Component architect"
|
|
bitfld.long 0x00 20. " PRESENT ,Register present" "Not present,Present"
|
|
bitfld.long 0x00 16.--19. " REVISION ,Architecture revision" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " ARCHVER ,Architecture version" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.word 0x00 0.--11. 1. " ARCHPART ,Architecture part"
|
|
else
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "DDEVARCH,SCS CoreSight Device Architecture Register"
|
|
bitfld.long 0x00 20. " PRESENT ,Register present" "Not present,Present"
|
|
endif
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "DPIDR0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "DPIDR1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "DPIDR2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "DPIDR3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "DCIDR0,Component ID0 (Preamble)"
|
|
hexmask.long.byte 0x00 0.--7. 1. " PRMBL_0 ,CoreSight component identification preamble"
|
|
line.long 0x04 "DCIDR1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " PRMBL_1 ,CoreSight component class"
|
|
line.long 0x08 "DCIDR2,Component ID2"
|
|
hexmask.long.byte 0x08 0.--7. 1. " PRMBL_2 ,CoreSight component identification preamble"
|
|
line.long 0x0c "DCIDR3,Component ID3"
|
|
hexmask.long.byte 0x0C 0.--7. 1. " PRMBL_3 ,CoreSight component identification preamble"
|
|
tree.end
|
|
width 0xB
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Memory Protection Unit (MPU)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 15.
|
|
rgroup.long 0xD90++0x03
|
|
line.long 0x00 "MPU_TYPE,MPU Type Register"
|
|
bitfld.long 0x00 8.--15. " DREGION ,Number of regions supported by the MPU" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 0. " SEPARATE ,Indicates support for separate instruction and data address maps" "Not supported,?..."
|
|
group.long 0xD94++0x03
|
|
line.long 0x00 "MPU_CTRL,MPU Control Register"
|
|
bitfld.long 0x00 2. " PRIVDEFENA ,Enables the default memory map as a background region for privileged access" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HFNMIENA ,Handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled" "MPU disabled,MPU enabled"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables the MPU" "Disabled,Enabled"
|
|
group.long 0xD98++0x03
|
|
line.long 0x00 "MPU_RNR,MPU Region Number Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " REGION ,Indicates the memory region accessed by MPU_RBAR and MPU_RASR"
|
|
tree.close "MPU regions"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x0
|
|
group.long 0xD9C++0x03 "Region 0"
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RLAR0,MPU Region Attribute and Size Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 0 (not implemented)"
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RLAR0,MPU Region Attribute and Size Register 0"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x1
|
|
group.long 0xD9C++0x03 "Region 1"
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RLAR1,MPU Region Attribute and Size Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 1 (not implemented)"
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RLAR1,MPU Region Attribute and Size Register 1"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x2
|
|
group.long 0xD9C++0x03 "Region 2"
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RLAR2,MPU Region Attribute and Size Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 2 (not implemented)"
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RLAR2,MPU Region Attribute and Size Register 2"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x3
|
|
group.long 0xD9C++0x03 "Region 3"
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RLAR3,MPU Region Attribute and Size Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 3 (not implemented)"
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RLAR3,MPU Region Attribute and Size Register 3"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x4
|
|
group.long 0xD9C++0x03 "Region 4"
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RLAR4,MPU Region Attribute and Size Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 4 (not implemented)"
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RLAR4,MPU Region Attribute and Size Register 4"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x5
|
|
group.long 0xD9C++0x03 "Region 5"
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RLAR5,MPU Region Attribute and Size Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 5 (not implemented)"
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RLAR5,MPU Region Attribute and Size Register 5"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x6
|
|
group.long 0xD9C++0x03 "Region 6"
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RLAR6,MPU Region Attribute and Size Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 6 (not implemented)"
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RLAR6,MPU Region Attribute and Size Register 6"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x7
|
|
group.long 0xD9C++0x03 "Region 7"
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RLAR7,MPU Region Attribute and Size Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 7 (not implemented)"
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RLAR7,MPU Region Attribute and Size Register 7"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x8
|
|
group.long 0xD9C++0x03 "Region 8"
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RLAR8,MPU Region Attribute and Size Register 8"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 8 (not implemented)"
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RLAR8,MPU Region Attribute and Size Register 8"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x9
|
|
group.long 0xD9C++0x03 "Region 9"
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RLAR9,MPU Region Attribute and Size Register 9"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 9 (not implemented)"
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RLAR9,MPU Region Attribute and Size Register 9"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xA
|
|
group.long 0xD9C++0x03 "Region 10"
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RLAR10,MPU Region Attribute and Size Register 10"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 10 (not implemented)"
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RLAR10,MPU Region Attribute and Size Register 10"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xB
|
|
group.long 0xD9C++0x03 "Region 11"
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RLAR11,MPU Region Attribute and Size Register 11"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 11 (not implemented)"
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RLAR11,MPU Region Attribute and Size Register 11"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xC
|
|
group.long 0xD9C++0x03 "Region 12"
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RLAR12,MPU Region Attribute and Size Register 12"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 12 (not implemented)"
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RLAR12,MPU Region Attribute and Size Register 12"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xD
|
|
group.long 0xD9C++0x03 "Region 13"
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RLAR13,MPU Region Attribute and Size Register 13"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 13 (not implemented)"
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RLAR13,MPU Region Attribute and Size Register 13"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xE
|
|
group.long 0xD9C++0x03 "Region 14"
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RLAR14,MPU Region Attribute and Size Register 14"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 14 (not implemented)"
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RLAR14,MPU Region Attribute and Size Register 14"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xF
|
|
group.long 0xD9C++0x03 "Region 15"
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
bitfld.long 0x00 3.--4. " SH ,Defines the shareability domain of this region for Normal memory" "Non-shareable,,Outer Shareable,Inner Shareable"
|
|
bitfld.long 0x00 1.--2. " AP ,Defines the access permissions for this region" "R/W privileged,R/W any,RO privileged,RO any"
|
|
textline " "
|
|
bitfld.long 0x00 0. " XN ,Defines whether code can be executed from this region" "Execute,Not Execute"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RLAR15,MPU Region Attribute and Size Register 15"
|
|
hexmask.long 0x00 5.--31. 0x20 " LIMIT ,Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region"
|
|
bitfld.long 0x00 1.--3. " ATTRINDX ,Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 15 (not implemented)"
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
textline " "
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RLAR15,MPU Region Attribute and Size Register 15"
|
|
endif
|
|
tree.end
|
|
newline
|
|
group.long 0xDC0++0x07
|
|
line.long 0x00 "MPU_MAIR0,MPU Memory Attribute Indirection Register 0"
|
|
bitfld.long 0x00 28.--31. " ATTR3H ,Attribute 3 High. Outer memory attributes for MPU regions with an AttrIndex of 3" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x00 24.--27. " ATTR3L ,Attribute 3 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 3 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
newline
|
|
bitfld.long 0x00 20.--23. " ATTR2H ,Attribute 2 High. Outer memory attributes for MPU regions with an AttrIndex of 2" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x00 16.--19. " ATTR2L ,Attribute 2 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 2 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
newline
|
|
bitfld.long 0x00 12.--15. " ATTR1H ,Attribute 1 High. Outer memory attributes for MPU regions with an AttrIndex of 1" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x00 8.--11. " ATTR1L ,Attribute 1 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 1 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " ATTR0H ,Attribute 0 High. Outer memory attributes for MPU regions with an AttrIndex of 0" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x00 0.--3. " ATTR0L ,Attribute 0 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 0 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
line.long 0x04 "MPU_MAIR1,MPU Memory Attribute Indirection Register 1"
|
|
bitfld.long 0x04 28.--31. " ATTR7H ,Attribute 7 High. Outer memory attributes for MPU regions with an AttrIndex of 7" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x04 24.--27. " ATTR7L ,Attribute 7 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 7 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
newline
|
|
bitfld.long 0x04 20.--23. " ATTR6H ,Attribute 6 High. Outer memory attributes for MPU regions with an AttrIndex of 6" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x04 16.--19. " ATTR6L ,Attribute 6 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 6 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
newline
|
|
bitfld.long 0x04 12.--15. " ATTR5H ,Attribute 5 High. Outer memory attributes for MPU regions with an AttrIndex of 5" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x04 8.--11. " ATTR5L ,Attribute 5 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 5 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
newline
|
|
bitfld.long 0x04 4.--7. " ATTR4H ,Attribute 4 High. Outer memory attributes for MPU regions with an AttrIndex of 4" "Device memory,Normal memory/Write-through transient/W-allocate,Normal memory/Write-through transient/R-allocate,Normal memory/Write-through transient/RW-allocate,Normal memory/Non-cacheable,Normal memory/Write-back transient/W-allocate,Normal memory/Write-back transient/R-allocate,Normal memory/Write-back transient/RW-allocate,Normal memory/Write-through non-transient,Normal memory/Write-through non-transient/W-allocate,Normal memory/Write-through non-transient/R-allocate,Normal memory/Write-through non-transient/RW-allocate,Normal memory/Write-back non-transient,Normal memory/Write-back non-transient/W-allocate,Normal memory/Write-back non-transient/R-allocate,Normal memory/Write-back non-transient/RW-allocate"
|
|
bitfld.long 0x04 0.--3. " ATTR4L ,Attribute 4 Low. Device memory/Inner memory attributes for MPU regions with an AttrIndex of 4 [Device memory/Normal memory]" "Device-nGnRnE/Unpredictable,---/Write-through transient/W-allocate,---/Write-through transient/R-allocate,---/Write-through transient/RW-allocate,Device-nGnRE/Non-cacheable,---/Write-back transient/W-allocate,---/Write-back transient/R-allocate,---/Write-back transient/RW-allocate,Device-nGRE/Write-through non-transient,---/Write-through non-transient/W-allocate,---/Write-through non-transient/R-allocate,---/Write-through non-transient/RW-allocate,Device-GRE/Write-back non-transient,---/Write-back non-transient/W-allocate,---/Write-back non-transient/R-allocate,---/Write-back non-transient/RW-allocate"
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Security Attribution Unit (SAU)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 15.
|
|
group.long 0xDD0++0x03
|
|
line.long 0x00 "SAU_CTRL,SAU Control Register"
|
|
bitfld.long 0x00 1. " ALLNS ,When SAU_CTRL.ENABLE is 0 this bit controls if the memory is marked as Non-secure or Secure" "Secure,Non-Secure"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables the SAU" "Disabled,Enabled"
|
|
rgroup.long 0xDD4++0x03
|
|
line.long 0x00 "SAU_TYPE,SAU Type Register"
|
|
bitfld.long 0x00 0.--7. " SREGION ,The number of implemented SAU regions" "0,1,2,3,4,5,6,7,8,?..."
|
|
group.long 0xDD8++0x03
|
|
line.long 0x00 "SAU_RNR,SAU Region Number Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " SAU_RNR ,Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR"
|
|
tree.close "SAU regions"
|
|
if PER.ADDRESS.isSECUREEX(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDD0)
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x0
|
|
group.long 0xDDC++0x03 "Region 0"
|
|
saveout 0xDD8 %l 0x0
|
|
line.long 0x00 "SAU_RBAR0,SAU Region Base Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x0
|
|
line.long 0x00 "SAU_RLAR0,SAU Region Limit Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 0 (not implemented)"
|
|
saveout 0xDD8 %l 0x0
|
|
hide.long 0x00 "SAU_RBAR0,SAU Region Base Address Register 0"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x0
|
|
hide.long 0x00 "SAU_RLAR0,SAU Region Limit Address Register 0"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x1
|
|
group.long 0xDDC++0x03 "Region 1"
|
|
saveout 0xDD8 %l 0x1
|
|
line.long 0x00 "SAU_RBAR1,SAU Region Base Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x1
|
|
line.long 0x00 "SAU_RLAR1,SAU Region Limit Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 1 (not implemented)"
|
|
saveout 0xDD8 %l 0x1
|
|
hide.long 0x00 "SAU_RBAR1,SAU Region Base Address Register 1"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x1
|
|
hide.long 0x00 "SAU_RLAR1,SAU Region Limit Address Register 1"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x2
|
|
group.long 0xDDC++0x03 "Region 2"
|
|
saveout 0xDD8 %l 0x2
|
|
line.long 0x00 "SAU_RBAR2,SAU Region Base Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x2
|
|
line.long 0x00 "SAU_RLAR2,SAU Region Limit Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 2 (not implemented)"
|
|
saveout 0xDD8 %l 0x2
|
|
hide.long 0x00 "SAU_RBAR2,SAU Region Base Address Register 2"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x2
|
|
hide.long 0x00 "SAU_RLAR2,SAU Region Limit Address Register 2"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x3
|
|
group.long 0xDDC++0x03 "Region 3"
|
|
saveout 0xDD8 %l 0x3
|
|
line.long 0x00 "SAU_RBAR3,SAU Region Base Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x3
|
|
line.long 0x00 "SAU_RLAR3,SAU Region Limit Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 3 (not implemented)"
|
|
saveout 0xDD8 %l 0x3
|
|
hide.long 0x00 "SAU_RBAR3,SAU Region Base Address Register 3"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x3
|
|
hide.long 0x00 "SAU_RLAR3,SAU Region Limit Address Register 3"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x4
|
|
group.long 0xDDC++0x03 "Region 4"
|
|
saveout 0xDD8 %l 0x4
|
|
line.long 0x00 "SAU_RBAR4,SAU Region Base Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x4
|
|
line.long 0x00 "SAU_RLAR4,SAU Region Limit Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 4 (not implemented)"
|
|
saveout 0xDD8 %l 0x4
|
|
hide.long 0x00 "SAU_RBAR4,SAU Region Base Address Register 4"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x4
|
|
hide.long 0x00 "SAU_RLAR4,SAU Region Limit Address Register 4"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x5
|
|
group.long 0xDDC++0x03 "Region 5"
|
|
saveout 0xDD8 %l 0x5
|
|
line.long 0x00 "SAU_RBAR5,SAU Region Base Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x5
|
|
line.long 0x00 "SAU_RLAR5,SAU Region Limit Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 5 (not implemented)"
|
|
saveout 0xDD8 %l 0x5
|
|
hide.long 0x00 "SAU_RBAR5,SAU Region Base Address Register 5"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x5
|
|
hide.long 0x00 "SAU_RLAR5,SAU Region Limit Address Register 5"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x6
|
|
group.long 0xDDC++0x03 "Region 6"
|
|
saveout 0xDD8 %l 0x6
|
|
line.long 0x00 "SAU_RBAR6,SAU Region Base Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x6
|
|
line.long 0x00 "SAU_RLAR6,SAU Region Limit Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 6 (not implemented)"
|
|
saveout 0xDD8 %l 0x6
|
|
hide.long 0x00 "SAU_RBAR6,SAU Region Base Address Register 6"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x6
|
|
hide.long 0x00 "SAU_RLAR6,SAU Region Limit Address Register 6"
|
|
endif
|
|
if ((per.l(COMPonent.BASE("COREDEBUG",-1)+0xDD4)&0xFF))>0x7
|
|
group.long 0xDDC++0x03 "Region 7"
|
|
saveout 0xDD8 %l 0x7
|
|
line.long 0x00 "SAU_RBAR7,SAU Region Base Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x7
|
|
line.long 0x00 "SAU_RLAR7,SAU Region Limit Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " LADDR ,Holds bits [31:5] of the limit address for the selected SAU region"
|
|
bitfld.long 0x00 1. " NSC ,Controls whether Non-secure state is permitted to execute an SG instruction from this region" "Not permitted,Permitted"
|
|
bitfld.long 0x00 0. " ENABLE ,SAU region enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 7 (not implemented)"
|
|
saveout 0xDD8 %l 0x7
|
|
hide.long 0x00 "SAU_RBAR7,SAU Region Base Address Register 7"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x7
|
|
hide.long 0x00 "SAU_RLAR7,SAU Region Limit Address Register 7"
|
|
endif
|
|
else
|
|
hgroup.long 0xDDC++0x03 "Region 0 (not accessible)"
|
|
saveout 0xDD8 %l 0x0
|
|
hide.long 0x00 "SAU_RBAR0,SAU Region Base Address Register 0"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x0
|
|
hide.long 0x00 "SAU_RLAR0,SAU Region Limit Address Register 0"
|
|
hgroup.long 0xDDC++0x03 "Region 1 (not accessible)"
|
|
saveout 0xDD8 %l 0x1
|
|
hide.long 0x00 "SAU_RBAR1,SAU Region Base Address Register 1"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x1
|
|
hide.long 0x00 "SAU_RLAR1,SAU Region Limit Address Register 1"
|
|
hgroup.long 0xDDC++0x03 "Region 2 (not accessible)"
|
|
saveout 0xDD8 %l 0x2
|
|
hide.long 0x00 "SAU_RBAR2,SAU Region Base Address Register 2"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x2
|
|
hide.long 0x00 "SAU_RLAR2,SAU Region Limit Address Register 2"
|
|
hgroup.long 0xDDC++0x03 "Region 3 (not accessible)"
|
|
saveout 0xDD8 %l 0x3
|
|
hide.long 0x00 "SAU_RBAR3,SAU Region Base Address Register 3"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x3
|
|
hide.long 0x00 "SAU_RLAR3,SAU Region Limit Address Register 3"
|
|
hgroup.long 0xDDC++0x03 "Region 4 (not accessible)"
|
|
saveout 0xDD8 %l 0x4
|
|
hide.long 0x00 "SAU_RBAR4,SAU Region Base Address Register 4"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x4
|
|
hide.long 0x00 "SAU_RLAR4,SAU Region Limit Address Register 4"
|
|
hgroup.long 0xDDC++0x03 "Region 5 (not accessible)"
|
|
saveout 0xDD8 %l 0x5
|
|
hide.long 0x00 "SAU_RBAR5,SAU Region Base Address Register 5"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x5
|
|
hide.long 0x00 "SAU_RLAR5,SAU Region Limit Address Register 5"
|
|
hgroup.long 0xDDC++0x03 "Region 6 (not accessible)"
|
|
saveout 0xDD8 %l 0x6
|
|
hide.long 0x00 "SAU_RBAR6,SAU Region Base Address Register 6"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x6
|
|
hide.long 0x00 "SAU_RLAR6,SAU Region Limit Address Register 6"
|
|
hgroup.long 0xDDC++0x03 "Region 7 (not accessible)"
|
|
saveout 0xDD8 %l 0x7
|
|
hide.long 0x00 "SAU_RBAR7,SAU Region Base Address Register 7"
|
|
hgroup.long 0xDE0++0x03
|
|
saveout 0xDD8 %l 0x7
|
|
hide.long 0x00 "SAU_RLAR7,SAU Region Limit Address Register 7"
|
|
endif
|
|
tree.end
|
|
group.long 0xDE4++0x03
|
|
line.long 0x00 "SFSR,Secure Fault Status Register"
|
|
bitfld.long 0x00 7. " LSERR ,Lazy state error flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 6. " SFARVALID ,Secure fault address valid" "Not valid,Valid"
|
|
bitfld.long 0x00 5. " LSPERR ,Lazy state preservation error flag" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 4. " INVTRAN ,Invalid transition flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " AUVIOL ,Attribution unit violation flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " INVER ,Invalid exception return flag" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 1. " INVIS ,Invalid integrity signature flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " INVEP ,Invalid entry point" "Not occurred,Occurred"
|
|
group.long 0xDE8++0x03
|
|
line.long 0x00 "SFAR,Secure Fault Address Register"
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Nested Vectored Interrupt Controller (NVIC)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 6.
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "ICTR,Interrupt Controller Type Register"
|
|
bitfld.long 0x00 0.--3. " INTLINESNUM ,Total Number of Interrupt" "0-32,0-64,0-96,0-128,0-160,0-192,0-224,0-255,0-287,0-319,0-351,0-383,0-415,0-447,0-479,0-511"
|
|
width 24.
|
|
tree "Interrupt Enable Registers"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x01)
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x104++0x03
|
|
hide.long 0x00 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x02)
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x108++0x03
|
|
hide.long 0x00 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x03)
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x10C++0x03
|
|
hide.long 0x00 "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x04)
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x110++0x03
|
|
hide.long 0x00 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x05)
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x114++0x03
|
|
hide.long 0x00 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x06)
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x118++0x03
|
|
hide.long 0x00 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x07)
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "IRQ224_255_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA255 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA254 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA253 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA252 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA251 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA250 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA249 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA248 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA247 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA246 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA245 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA244 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA243 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA242 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA241 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA240 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA239 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA238 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA237 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA236 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA235 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA234 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA233 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA232 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA231 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA230 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA229 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA228 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA227 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA226 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA225 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA224 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x11C++0x03
|
|
hide.long 0x00 "IRQ224_255_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x08)
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "IRQ256_287_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA287 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA286 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA285 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA284 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA283 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA282 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA281 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA280 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA279 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA278 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA277 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA276 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA275 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA274 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA273 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA272 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA271 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA270 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA269 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA268 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA267 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA266 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA265 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA264 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA263 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA262 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA261 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA260 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA259 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA258 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA257 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA256 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x120++0x03
|
|
hide.long 0x00 "IRQ256_287_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x09)
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "IRQ288_319_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA319 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA318 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA317 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA316 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA315 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA314 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA313 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA312 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA311 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA310 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA309 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA308 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA307 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA306 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA305 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA304 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA303 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA302 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA301 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA300 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA299 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA298 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA297 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA296 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA295 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA294 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA293 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA292 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA291 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA290 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA289 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA288 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x124++0x03
|
|
hide.long 0x00 "IRQ288_319_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0A)
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "IRQ320_351_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA351 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA350 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA349 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA348 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA347 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA346 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA345 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA344 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA343 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA342 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA341 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA340 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA339 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA338 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA337 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA336 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA335 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA334 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA333 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA332 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA331 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA330 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA329 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA328 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA327 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA326 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA325 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA324 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA323 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA322 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA321 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA320 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x128++0x03
|
|
hide.long 0x00 "IRQ320_351_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0B)
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "IRQ352_383_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA383 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA382 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA381 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA380 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA379 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA378 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA377 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA376 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA375 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA374 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA373 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA372 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA371 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA370 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA369 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA368 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA367 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA366 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA365 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA364 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA363 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA362 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA361 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA360 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA359 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA358 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA357 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA356 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA355 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA354 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA353 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA352 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x12C++0x03
|
|
hide.long 0x00 "IRQ352_383_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0C)
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "IRQ384_415_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA415 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA414 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA413 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA412 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA411 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA410 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA409 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA408 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA407 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA406 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA405 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA404 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA403 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA402 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA401 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA400 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA399 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA398 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA397 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA396 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA395 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA394 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA393 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA392 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA391 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA390 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA389 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA388 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA387 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA386 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA385 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA384 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x130++0x03
|
|
hide.long 0x00 "IRQ384_415_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0D)
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "IRQ416_447_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA447 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA446 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA445 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA444 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA443 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA442 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA441 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA440 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA439 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA438 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA437 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA436 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA435 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA434 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA433 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA432 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA431 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA430 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA429 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA428 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA427 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA426 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA425 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA424 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA423 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA422 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA421 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA420 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA419 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA418 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA417 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA416 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x134++0x03
|
|
hide.long 0x00 "IRQ416_447_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0E)
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "IRQ448_479_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA479 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA478 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA477 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA476 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA475 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA474 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA473 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA472 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA471 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA470 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA469 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA468 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA467 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA466 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA465 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA464 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA463 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA462 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA461 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA460 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA459 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA458 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA457 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA456 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA455 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA454 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA453 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA452 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA451 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA450 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA449 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA448 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x138++0x03
|
|
hide.long 0x00 "IRQ448_479_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0F)
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "IRQ480_511_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA511 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA510 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA509 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA508 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA507 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA506 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA505 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA504 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA503 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA502 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA501 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA500 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA499 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA498 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA497 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA496 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA495 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA494 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA493 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA492 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA491 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA490 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA489 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA488 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA487 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA486 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA485 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA484 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA483 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA482 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA481 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA480 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x13C++0x03
|
|
hide.long 0x00 "IRQ480_511_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
tree.end
|
|
width 24.
|
|
tree "Interrupt Pending Registers"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x01)
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x204++0x03
|
|
hide.long 0x00 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x02)
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x208++0x03
|
|
hide.long 0x00 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x03)
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x20C++0x03
|
|
hide.long 0x00 "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x04)
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x210++0x03
|
|
hide.long 0x00 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x05)
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x214++0x03
|
|
hide.long 0x00 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x06)
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x218++0x03
|
|
hide.long 0x00 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x07)
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "IRQ224_255_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN255 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN254 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN253 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN252 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN251 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN250 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN249 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN248 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN247 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN246 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN245 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN244 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN243 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN242 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN241 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN240 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN239 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN238 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN237 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN236 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN235 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN234 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN233 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN232 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN231 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN230 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN229 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN228 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN227 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN226 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN225 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN224 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x21C++0x03
|
|
hide.long 0x00 "IRQ224_255_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x08)
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "IRQ256_287_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN287 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN286 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN285 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN284 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN283 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN282 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN281 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN280 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN279 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN278 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN277 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN276 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN275 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN274 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN273 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN272 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN271 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN270 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN269 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN268 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN267 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN266 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN265 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN264 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN263 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN262 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN261 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN260 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN259 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN258 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN257 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN256 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x220++0x03
|
|
hide.long 0x00 "IRQ256_287_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x09)
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "IRQ288_319_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN319 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN318 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN317 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN316 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN315 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN314 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN313 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN312 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN311 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN310 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN309 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN308 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN307 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN306 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN305 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN304 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN303 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN302 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN301 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN300 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN299 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN298 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN297 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN296 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN295 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN294 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN293 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN292 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN291 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN290 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN289 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN288 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x224++0x03
|
|
hide.long 0x00 "IRQ288_319_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0A)
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "IRQ320_351_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN351 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN350 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN349 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN348 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN347 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN346 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN345 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN344 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN343 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN342 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN341 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN340 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN339 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN338 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN337 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN336 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN335 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN334 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN333 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN332 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN331 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN330 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN329 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN328 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN327 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN326 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN325 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN324 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN323 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN322 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN321 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN320 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x228++0x03
|
|
hide.long 0x00 "IRQ320_351_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0B)
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "IRQ352_383_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN383 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN382 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN381 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN380 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN379 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN378 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN377 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN376 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN375 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN374 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN373 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN372 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN371 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN370 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN369 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN368 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN367 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN366 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN365 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN364 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN363 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN362 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN361 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN360 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN359 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN358 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN357 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN356 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN355 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN354 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN353 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN352 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x22C++0x03
|
|
hide.long 0x00 "IRQ352_383_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0C)
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "IRQ384_415_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN415 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN414 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN413 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN412 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN411 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN410 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN409 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN408 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN407 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN406 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN405 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN404 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN403 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN402 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN401 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN400 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN399 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN398 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN397 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN396 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN395 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN394 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN393 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN392 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN391 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN390 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN389 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN388 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN387 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN386 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN385 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN384 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x230++0x03
|
|
hide.long 0x00 "IRQ384_415_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0D)
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "IRQ416_447_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN447 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN446 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN445 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN444 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN443 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN442 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN441 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN440 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN439 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN438 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN437 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN436 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN435 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN434 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN433 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN432 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN431 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN430 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN429 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN428 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN427 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN426 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN425 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN424 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN423 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN422 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN421 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN420 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN419 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN418 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN417 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN416 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x234++0x03
|
|
hide.long 0x00 "IRQ416_447_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0E)
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "IRQ448_479_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN479 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN478 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN477 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN476 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN475 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN474 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN473 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN472 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN471 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN470 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN469 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN468 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN467 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN466 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN465 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN464 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN463 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN462 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN461 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN460 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN459 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN458 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN457 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN456 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN455 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN454 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN453 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN452 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN451 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN450 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN449 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN448 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x238++0x03
|
|
hide.long 0x00 "IRQ448_479_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0F)
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "IRQ480_511_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN511 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN510 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN509 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN508 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN507 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN506 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN505 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN504 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN503 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN502 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN501 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN500 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN499 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN498 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN497 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN496 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN495 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN494 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN493 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN492 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN491 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN490 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN489 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN488 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN487 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN486 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN485 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN484 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN483 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN482 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN481 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN480 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x23C++0x03
|
|
hide.long 0x00 "IRQ480_511_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
tree.end
|
|
width 11.
|
|
tree "Interrupt Active Bit Registers"
|
|
rgroup.long 0x300++0x03
|
|
line.long 0x00 "ACTIVE0,Active Bit Register 0"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x01)
|
|
rgroup.long 0x304++0x03
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x304++0x03
|
|
hide.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x02)
|
|
rgroup.long 0x308++0x03
|
|
line.long 0x00 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x00 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x308++0x03
|
|
hide.long 0x00 "ACTIVE2,Active Bit Register 2"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x03)
|
|
rgroup.long 0x30C++0x03
|
|
line.long 0x00 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x00 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x30C++0x03
|
|
hide.long 0x00 "ACTIVE3,Active Bit Register 3"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x04)
|
|
rgroup.long 0x310++0x03
|
|
line.long 0x00 "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x00 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x310++0x03
|
|
hide.long 0x00 "ACTIVE4,Active Bit Register 4"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x05)
|
|
rgroup.long 0x314++0x03
|
|
line.long 0x00 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x00 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x314++0x03
|
|
hide.long 0x00 "ACTIVE5,Active Bit Register 5"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x06)
|
|
rgroup.long 0x318++0x03
|
|
line.long 0x00 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x00 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x318++0x03
|
|
hide.long 0x00 "ACTIVE6,Active Bit Register 6"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x07)
|
|
rgroup.long 0x31C++0x03
|
|
line.long 0x00 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x00 31. " ACTIVE255 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE254 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE253 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE252 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE251 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE250 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE249 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE248 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE247 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE246 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE245 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE244 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE243 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE242 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE241 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE240 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE239 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE238 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE237 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE236 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE235 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE234 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE233 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE232 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE231 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE230 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE229 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE228 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE227 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE226 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE225 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE224 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x31C++0x03
|
|
hide.long 0x00 "ACTIVE7,Active Bit Register 7"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x08)
|
|
rgroup.long 0x320++0x03
|
|
line.long 0x00 "ACTIVE8,Active Bit Register 8"
|
|
bitfld.long 0x00 31. " ACTIVE287 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE286 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE285 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE284 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE283 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE282 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE281 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE280 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE279 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE278 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE277 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE276 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE275 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE274 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE273 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE272 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE271 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE270 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE269 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE268 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE267 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE266 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE265 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE264 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE263 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE262 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE261 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE260 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE259 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE258 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE257 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE256 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x320++0x03
|
|
hide.long 0x00 "ACTIVE8,Active Bit Register 8"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x09)
|
|
rgroup.long 0x324++0x03
|
|
line.long 0x00 "ACTIVE9,Active Bit Register 9"
|
|
bitfld.long 0x00 31. " ACTIVE319 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE318 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE317 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE316 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE315 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE314 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE313 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE312 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE311 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE310 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE309 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE308 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE307 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE306 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE305 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE304 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE303 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE302 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE301 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE300 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE299 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE298 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE297 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE296 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE295 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE294 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE293 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE292 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE291 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE290 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE289 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE288 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x324++0x03
|
|
hide.long 0x00 "ACTIVE9,Active Bit Register 9"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0A)
|
|
rgroup.long 0x328++0x03
|
|
line.long 0x00 "ACTIVE10,Active Bit Register 10"
|
|
bitfld.long 0x00 31. " ACTIVE351 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE350 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE349 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE348 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE347 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE346 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE345 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE344 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE343 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE342 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE341 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE340 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE339 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE338 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE337 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE336 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE335 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE334 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE333 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE332 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE331 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE330 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE329 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE328 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE327 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE326 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE325 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE324 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE323 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE322 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE321 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE320 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x328++0x03
|
|
hide.long 0x00 "ACTIVE10,Active Bit Register 10"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0B)
|
|
rgroup.long 0x32C++0x03
|
|
line.long 0x00 "ACTIVE11,Active Bit Register 11"
|
|
bitfld.long 0x00 31. " ACTIVE383 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE382 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE381 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE380 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE379 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE378 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE377 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE376 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE375 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE374 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE373 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE372 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE371 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE370 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE369 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE368 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE367 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE366 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE365 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE364 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE363 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE362 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE361 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE360 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE359 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE358 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE357 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE356 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE355 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE354 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE353 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE352 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x32C++0x03
|
|
hide.long 0x00 "ACTIVE11,Active Bit Register 11"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0C)
|
|
rgroup.long 0x330++0x03
|
|
line.long 0x00 "ACTIVE12,Active Bit Register 12"
|
|
bitfld.long 0x00 31. " ACTIVE415 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE414 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE413 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE412 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE411 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE410 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE409 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE408 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE407 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE406 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE405 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE404 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE403 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE402 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE401 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE400 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE399 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE398 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE397 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE396 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE395 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE394 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE393 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE392 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE391 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE390 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE389 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE388 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE387 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE386 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE385 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE384 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x330++0x03
|
|
hide.long 0x00 "ACTIVE12,Active Bit Register 12"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0D)
|
|
rgroup.long 0x334++0x03
|
|
line.long 0x00 "ACTIVE13,Active Bit Register 13"
|
|
bitfld.long 0x00 31. " ACTIVE447 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE446 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE445 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE444 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE443 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE442 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE441 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE440 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE439 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE438 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE437 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE436 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE435 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE434 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE433 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE432 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE431 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE430 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE429 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE428 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE427 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE426 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE425 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE424 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE423 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE422 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE421 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE420 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE419 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE418 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE417 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE416 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x334++0x03
|
|
hide.long 0x00 "ACTIVE13,Active Bit Register 13"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0E)
|
|
rgroup.long 0x338++0x03
|
|
line.long 0x00 "ACTIVE14,Active Bit Register 14"
|
|
bitfld.long 0x00 31. " ACTIVE479 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE478 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE477 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE476 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE475 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE474 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE473 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE472 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE471 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE470 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE469 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE468 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE467 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE466 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE465 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE464 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE463 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE462 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE461 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE460 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE459 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE458 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE457 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE456 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE455 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE454 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE453 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE452 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE451 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE450 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE449 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE448 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x338++0x03
|
|
hide.long 0x00 "ACTIVE14,Active Bit Register 14"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0F)
|
|
rgroup.long 0x33C++0x03
|
|
line.long 0x00 "ACTIVE15,Active Bit Register 15"
|
|
bitfld.long 0x00 31. " ACTIVE511 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE510 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE509 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE508 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE507 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE506 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE505 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE504 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE503 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE502 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE501 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE500 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE499 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE498 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE497 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE496 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE495 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE494 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE493 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE492 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE491 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE490 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE489 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE488 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE487 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE486 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE485 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE484 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE483 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE482 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE481 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE480 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x33C++0x03
|
|
hide.long 0x00 "ACTIVE15,Active Bit Register 15"
|
|
endif
|
|
tree.end
|
|
width 13.
|
|
tree "Interrupt Target Non-Secure Registers"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "NVIC_ITNS0,Interrupt Target Non-Secure Register 0"
|
|
bitfld.long 0x00 31. " ITNS31 ,Interrupt Targets Non-secure 31" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS30 ,Interrupt Targets Non-secure 30" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS29 ,Interrupt Targets Non-secure 29" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS28 ,Interrupt Targets Non-secure 28" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS27 ,Interrupt Targets Non-secure 27" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS26 ,Interrupt Targets Non-secure 26" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS25 ,Interrupt Targets Non-secure 25" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS24 ,Interrupt Targets Non-secure 24" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS23 ,Interrupt Targets Non-secure 23" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS22 ,Interrupt Targets Non-secure 22" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS21 ,Interrupt Targets Non-secure 21" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS20 ,Interrupt Targets Non-secure 20" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS19 ,Interrupt Targets Non-secure 19" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS18 ,Interrupt Targets Non-secure 18" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS17 ,Interrupt Targets Non-secure 17" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS16 ,Interrupt Targets Non-secure 16" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS15 ,Interrupt Targets Non-secure 15" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS14 ,Interrupt Targets Non-secure 14" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS13 ,Interrupt Targets Non-secure 13" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS12 ,Interrupt Targets Non-secure 12" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS11 ,Interrupt Targets Non-secure 11" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS10 ,Interrupt Targets Non-secure 10" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS9 ,Interrupt Targets Non-secure 9" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS8 ,Interrupt Targets Non-secure 8" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS7 ,Interrupt Targets Non-secure 7" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS6 ,Interrupt Targets Non-secure 6" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS5 ,Interrupt Targets Non-secure 5" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS4 ,Interrupt Targets Non-secure 4" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS3 ,Interrupt Targets Non-secure 3" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS2 ,Interrupt Targets Non-secure 2" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS1 ,Interrupt Targets Non-secure 1" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS0 ,Interrupt Targets Non-secure 0" "Secure,Non-secure"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x01)
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "NVIC_ITNS1,Interrupt Target Non-Secure Register 1"
|
|
bitfld.long 0x00 31. " ITNS63 ,Interrupt Targets Non-secure 63" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS62 ,Interrupt Targets Non-secure 62" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS61 ,Interrupt Targets Non-secure 61" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS60 ,Interrupt Targets Non-secure 60" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS59 ,Interrupt Targets Non-secure 59" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS58 ,Interrupt Targets Non-secure 58" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS57 ,Interrupt Targets Non-secure 57" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS56 ,Interrupt Targets Non-secure 56" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS55 ,Interrupt Targets Non-secure 55" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS54 ,Interrupt Targets Non-secure 54" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS53 ,Interrupt Targets Non-secure 53" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS52 ,Interrupt Targets Non-secure 52" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS51 ,Interrupt Targets Non-secure 51" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS50 ,Interrupt Targets Non-secure 50" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS49 ,Interrupt Targets Non-secure 49" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS48 ,Interrupt Targets Non-secure 48" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS47 ,Interrupt Targets Non-secure 47" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS46 ,Interrupt Targets Non-secure 46" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS45 ,Interrupt Targets Non-secure 45" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS44 ,Interrupt Targets Non-secure 44" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS43 ,Interrupt Targets Non-secure 43" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS42 ,Interrupt Targets Non-secure 42" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS41 ,Interrupt Targets Non-secure 41" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS40 ,Interrupt Targets Non-secure 40" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS39 ,Interrupt Targets Non-secure 39" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS38 ,Interrupt Targets Non-secure 38" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS37 ,Interrupt Targets Non-secure 37" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS36 ,Interrupt Targets Non-secure 36" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS35 ,Interrupt Targets Non-secure 35" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS34 ,Interrupt Targets Non-secure 34" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS33 ,Interrupt Targets Non-secure 33" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS32 ,Interrupt Targets Non-secure 32" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x384++0x03
|
|
hide.long 0x00 "NVIC_ITNS1,Interrupt Target Non-Secure Register 1"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x02)
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "NVIC_ITNS2,Interrupt Target Non-Secure Register 2"
|
|
bitfld.long 0x00 31. " ITNS95 ,Interrupt Targets Non-secure 95" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS94 ,Interrupt Targets Non-secure 94" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS93 ,Interrupt Targets Non-secure 93" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS92 ,Interrupt Targets Non-secure 92" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS91 ,Interrupt Targets Non-secure 91" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS90 ,Interrupt Targets Non-secure 90" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS89 ,Interrupt Targets Non-secure 89" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS88 ,Interrupt Targets Non-secure 88" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS87 ,Interrupt Targets Non-secure 87" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS86 ,Interrupt Targets Non-secure 86" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS85 ,Interrupt Targets Non-secure 85" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS84 ,Interrupt Targets Non-secure 84" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS83 ,Interrupt Targets Non-secure 83" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS82 ,Interrupt Targets Non-secure 82" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS81 ,Interrupt Targets Non-secure 81" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS80 ,Interrupt Targets Non-secure 80" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS79 ,Interrupt Targets Non-secure 79" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS78 ,Interrupt Targets Non-secure 78" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS77 ,Interrupt Targets Non-secure 77" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS76 ,Interrupt Targets Non-secure 76" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS75 ,Interrupt Targets Non-secure 75" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS74 ,Interrupt Targets Non-secure 74" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS73 ,Interrupt Targets Non-secure 73" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS72 ,Interrupt Targets Non-secure 72" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS71 ,Interrupt Targets Non-secure 71" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS70 ,Interrupt Targets Non-secure 70" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS69 ,Interrupt Targets Non-secure 69" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS68 ,Interrupt Targets Non-secure 68" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS67 ,Interrupt Targets Non-secure 67" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS66 ,Interrupt Targets Non-secure 66" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS65 ,Interrupt Targets Non-secure 65" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS64 ,Interrupt Targets Non-secure 64" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x388++0x03
|
|
hide.long 0x00 "NVIC_ITNS2,Interrupt Target Non-Secure Register 2"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x03)
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "NVIC_ITNS3,Interrupt Target Non-Secure Register 3"
|
|
bitfld.long 0x00 31. " ITNS127 ,Interrupt Targets Non-secure 127" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS126 ,Interrupt Targets Non-secure 126" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS125 ,Interrupt Targets Non-secure 125" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS124 ,Interrupt Targets Non-secure 124" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS123 ,Interrupt Targets Non-secure 123" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS122 ,Interrupt Targets Non-secure 122" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS121 ,Interrupt Targets Non-secure 121" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS120 ,Interrupt Targets Non-secure 120" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS119 ,Interrupt Targets Non-secure 119" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS118 ,Interrupt Targets Non-secure 118" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS117 ,Interrupt Targets Non-secure 117" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS116 ,Interrupt Targets Non-secure 116" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS115 ,Interrupt Targets Non-secure 115" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS114 ,Interrupt Targets Non-secure 114" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS113 ,Interrupt Targets Non-secure 113" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS112 ,Interrupt Targets Non-secure 112" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS111 ,Interrupt Targets Non-secure 111" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS110 ,Interrupt Targets Non-secure 110" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS109 ,Interrupt Targets Non-secure 109" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS108 ,Interrupt Targets Non-secure 108" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS107 ,Interrupt Targets Non-secure 107" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS106 ,Interrupt Targets Non-secure 106" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS105 ,Interrupt Targets Non-secure 105" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS104 ,Interrupt Targets Non-secure 104" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS103 ,Interrupt Targets Non-secure 103" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS102 ,Interrupt Targets Non-secure 102" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS101 ,Interrupt Targets Non-secure 101" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS100 ,Interrupt Targets Non-secure 100" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS99 ,Interrupt Targets Non-secure 99" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS98 ,Interrupt Targets Non-secure 98" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS97 ,Interrupt Targets Non-secure 97" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS96 ,Interrupt Targets Non-secure 96" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x38C++0x03
|
|
hide.long 0x00 "NVIC_ITNS3,Interrupt Target Non-Secure Register 3"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x04)
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "NVIC_ITNS4,Interrupt Target Non-Secure Register 4"
|
|
bitfld.long 0x00 31. " ITNS159 ,Interrupt Targets Non-secure 159" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS158 ,Interrupt Targets Non-secure 158" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS157 ,Interrupt Targets Non-secure 157" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS156 ,Interrupt Targets Non-secure 156" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS155 ,Interrupt Targets Non-secure 155" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS154 ,Interrupt Targets Non-secure 154" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS153 ,Interrupt Targets Non-secure 153" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS152 ,Interrupt Targets Non-secure 152" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS151 ,Interrupt Targets Non-secure 151" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS150 ,Interrupt Targets Non-secure 150" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS149 ,Interrupt Targets Non-secure 149" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS148 ,Interrupt Targets Non-secure 148" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS147 ,Interrupt Targets Non-secure 147" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS146 ,Interrupt Targets Non-secure 146" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS145 ,Interrupt Targets Non-secure 145" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS144 ,Interrupt Targets Non-secure 144" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS143 ,Interrupt Targets Non-secure 143" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS142 ,Interrupt Targets Non-secure 142" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS141 ,Interrupt Targets Non-secure 141" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS140 ,Interrupt Targets Non-secure 140" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS139 ,Interrupt Targets Non-secure 139" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS138 ,Interrupt Targets Non-secure 138" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS137 ,Interrupt Targets Non-secure 137" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS136 ,Interrupt Targets Non-secure 136" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS135 ,Interrupt Targets Non-secure 135" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS134 ,Interrupt Targets Non-secure 134" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS133 ,Interrupt Targets Non-secure 133" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS132 ,Interrupt Targets Non-secure 132" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS131 ,Interrupt Targets Non-secure 131" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS130 ,Interrupt Targets Non-secure 130" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS129 ,Interrupt Targets Non-secure 129" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS128 ,Interrupt Targets Non-secure 128" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x390++0x03
|
|
hide.long 0x00 "NVIC_ITNS4,Interrupt Target Non-Secure Register 4"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x05)
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "NVIC_ITNS5,Interrupt Target Non-Secure Register 5"
|
|
bitfld.long 0x00 31. " ITNS191 ,Interrupt Targets Non-secure 191" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS190 ,Interrupt Targets Non-secure 190" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS189 ,Interrupt Targets Non-secure 189" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS188 ,Interrupt Targets Non-secure 188" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS187 ,Interrupt Targets Non-secure 187" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS186 ,Interrupt Targets Non-secure 186" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS185 ,Interrupt Targets Non-secure 185" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS184 ,Interrupt Targets Non-secure 184" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS183 ,Interrupt Targets Non-secure 183" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS182 ,Interrupt Targets Non-secure 182" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS181 ,Interrupt Targets Non-secure 181" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS180 ,Interrupt Targets Non-secure 180" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS179 ,Interrupt Targets Non-secure 179" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS178 ,Interrupt Targets Non-secure 178" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS177 ,Interrupt Targets Non-secure 177" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS176 ,Interrupt Targets Non-secure 176" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS175 ,Interrupt Targets Non-secure 175" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS174 ,Interrupt Targets Non-secure 174" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS173 ,Interrupt Targets Non-secure 173" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS172 ,Interrupt Targets Non-secure 172" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS171 ,Interrupt Targets Non-secure 171" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS170 ,Interrupt Targets Non-secure 170" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS169 ,Interrupt Targets Non-secure 169" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS168 ,Interrupt Targets Non-secure 168" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS167 ,Interrupt Targets Non-secure 167" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS166 ,Interrupt Targets Non-secure 166" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS165 ,Interrupt Targets Non-secure 165" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS164 ,Interrupt Targets Non-secure 164" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS163 ,Interrupt Targets Non-secure 163" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS162 ,Interrupt Targets Non-secure 162" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS161 ,Interrupt Targets Non-secure 161" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS160 ,Interrupt Targets Non-secure 160" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x394++0x03
|
|
hide.long 0x00 "NVIC_ITNS5,Interrupt Target Non-Secure Register 5"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x06)
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "NVIC_ITNS6,Interrupt Target Non-Secure Register 6"
|
|
bitfld.long 0x00 31. " ITNS223 ,Interrupt Targets Non-secure 223" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS222 ,Interrupt Targets Non-secure 222" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS221 ,Interrupt Targets Non-secure 221" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS220 ,Interrupt Targets Non-secure 220" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS219 ,Interrupt Targets Non-secure 219" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS218 ,Interrupt Targets Non-secure 218" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS217 ,Interrupt Targets Non-secure 217" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS216 ,Interrupt Targets Non-secure 216" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS215 ,Interrupt Targets Non-secure 215" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS214 ,Interrupt Targets Non-secure 214" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS213 ,Interrupt Targets Non-secure 213" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS212 ,Interrupt Targets Non-secure 212" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS211 ,Interrupt Targets Non-secure 211" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS210 ,Interrupt Targets Non-secure 210" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS209 ,Interrupt Targets Non-secure 209" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS208 ,Interrupt Targets Non-secure 208" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS207 ,Interrupt Targets Non-secure 207" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS206 ,Interrupt Targets Non-secure 206" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS205 ,Interrupt Targets Non-secure 205" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS204 ,Interrupt Targets Non-secure 204" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS203 ,Interrupt Targets Non-secure 203" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS202 ,Interrupt Targets Non-secure 202" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS201 ,Interrupt Targets Non-secure 201" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS200 ,Interrupt Targets Non-secure 200" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS199 ,Interrupt Targets Non-secure 199" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS198 ,Interrupt Targets Non-secure 198" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS197 ,Interrupt Targets Non-secure 197" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS196 ,Interrupt Targets Non-secure 196" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS195 ,Interrupt Targets Non-secure 195" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS194 ,Interrupt Targets Non-secure 194" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS193 ,Interrupt Targets Non-secure 193" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS192 ,Interrupt Targets Non-secure 192" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x398++0x03
|
|
hide.long 0x00 "NVIC_ITNS6,Interrupt Target Non-Secure Register 6"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x07)
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "NVIC_ITNS7,Interrupt Target Non-Secure Register 7"
|
|
bitfld.long 0x00 31. " ITNS255 ,Interrupt Targets Non-secure 255" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS254 ,Interrupt Targets Non-secure 254" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS253 ,Interrupt Targets Non-secure 253" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS252 ,Interrupt Targets Non-secure 252" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS251 ,Interrupt Targets Non-secure 251" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS250 ,Interrupt Targets Non-secure 250" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS249 ,Interrupt Targets Non-secure 249" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS248 ,Interrupt Targets Non-secure 248" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS247 ,Interrupt Targets Non-secure 247" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS246 ,Interrupt Targets Non-secure 246" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS245 ,Interrupt Targets Non-secure 245" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS244 ,Interrupt Targets Non-secure 244" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS243 ,Interrupt Targets Non-secure 243" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS242 ,Interrupt Targets Non-secure 242" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS241 ,Interrupt Targets Non-secure 241" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS240 ,Interrupt Targets Non-secure 240" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS239 ,Interrupt Targets Non-secure 239" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS238 ,Interrupt Targets Non-secure 238" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS237 ,Interrupt Targets Non-secure 237" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS236 ,Interrupt Targets Non-secure 236" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS235 ,Interrupt Targets Non-secure 235" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS234 ,Interrupt Targets Non-secure 234" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS233 ,Interrupt Targets Non-secure 233" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS232 ,Interrupt Targets Non-secure 232" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS231 ,Interrupt Targets Non-secure 231" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS230 ,Interrupt Targets Non-secure 230" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS229 ,Interrupt Targets Non-secure 229" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS228 ,Interrupt Targets Non-secure 228" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS227 ,Interrupt Targets Non-secure 227" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS226 ,Interrupt Targets Non-secure 226" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS225 ,Interrupt Targets Non-secure 225" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS224 ,Interrupt Targets Non-secure 224" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x39C++0x03
|
|
hide.long 0x00 "NVIC_ITNS7,Interrupt Target Non-Secure Register 7"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x08)
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "NVIC_ITNS8,Interrupt Target Non-Secure Register 8"
|
|
bitfld.long 0x00 31. " ITNS287 ,Interrupt Targets Non-secure 287" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS286 ,Interrupt Targets Non-secure 286" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS285 ,Interrupt Targets Non-secure 285" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS284 ,Interrupt Targets Non-secure 284" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS283 ,Interrupt Targets Non-secure 283" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS282 ,Interrupt Targets Non-secure 282" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS281 ,Interrupt Targets Non-secure 281" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS280 ,Interrupt Targets Non-secure 280" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS279 ,Interrupt Targets Non-secure 279" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS278 ,Interrupt Targets Non-secure 278" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS277 ,Interrupt Targets Non-secure 277" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS276 ,Interrupt Targets Non-secure 276" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS275 ,Interrupt Targets Non-secure 275" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS274 ,Interrupt Targets Non-secure 274" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS273 ,Interrupt Targets Non-secure 273" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS272 ,Interrupt Targets Non-secure 272" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS271 ,Interrupt Targets Non-secure 271" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS270 ,Interrupt Targets Non-secure 270" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS269 ,Interrupt Targets Non-secure 269" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS268 ,Interrupt Targets Non-secure 268" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS267 ,Interrupt Targets Non-secure 267" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS266 ,Interrupt Targets Non-secure 266" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS265 ,Interrupt Targets Non-secure 265" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS264 ,Interrupt Targets Non-secure 264" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS263 ,Interrupt Targets Non-secure 263" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS262 ,Interrupt Targets Non-secure 262" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS261 ,Interrupt Targets Non-secure 261" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS260 ,Interrupt Targets Non-secure 260" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS259 ,Interrupt Targets Non-secure 259" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS258 ,Interrupt Targets Non-secure 258" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS257 ,Interrupt Targets Non-secure 257" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS256 ,Interrupt Targets Non-secure 256" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3A0++0x03
|
|
hide.long 0x00 "NVIC_ITNS8,Interrupt Target Non-Secure Register 8"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x09)
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "NVIC_ITNS9,Interrupt Target Non-Secure Register 9"
|
|
bitfld.long 0x00 31. " ITNS319 ,Interrupt Targets Non-secure 319" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS318 ,Interrupt Targets Non-secure 318" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS317 ,Interrupt Targets Non-secure 317" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS316 ,Interrupt Targets Non-secure 316" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS315 ,Interrupt Targets Non-secure 315" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS314 ,Interrupt Targets Non-secure 314" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS313 ,Interrupt Targets Non-secure 313" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS312 ,Interrupt Targets Non-secure 312" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS311 ,Interrupt Targets Non-secure 311" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS310 ,Interrupt Targets Non-secure 310" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS309 ,Interrupt Targets Non-secure 309" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS308 ,Interrupt Targets Non-secure 308" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS307 ,Interrupt Targets Non-secure 307" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS306 ,Interrupt Targets Non-secure 306" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS305 ,Interrupt Targets Non-secure 305" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS304 ,Interrupt Targets Non-secure 304" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS303 ,Interrupt Targets Non-secure 303" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS302 ,Interrupt Targets Non-secure 302" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS301 ,Interrupt Targets Non-secure 301" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS300 ,Interrupt Targets Non-secure 300" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS299 ,Interrupt Targets Non-secure 299" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS298 ,Interrupt Targets Non-secure 298" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS297 ,Interrupt Targets Non-secure 297" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS296 ,Interrupt Targets Non-secure 296" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS295 ,Interrupt Targets Non-secure 295" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS294 ,Interrupt Targets Non-secure 294" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS293 ,Interrupt Targets Non-secure 293" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS292 ,Interrupt Targets Non-secure 292" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS291 ,Interrupt Targets Non-secure 291" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS290 ,Interrupt Targets Non-secure 290" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS289 ,Interrupt Targets Non-secure 289" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS288 ,Interrupt Targets Non-secure 288" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3A4++0x03
|
|
hide.long 0x00 "NVIC_ITNS9,Interrupt Target Non-Secure Register 9"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0A)
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "NVIC_ITNS10,Interrupt Target Non-Secure Register 10"
|
|
bitfld.long 0x00 31. " ITNS351 ,Interrupt Targets Non-secure 351" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS350 ,Interrupt Targets Non-secure 350" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS349 ,Interrupt Targets Non-secure 349" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS348 ,Interrupt Targets Non-secure 348" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS347 ,Interrupt Targets Non-secure 347" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS346 ,Interrupt Targets Non-secure 346" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS345 ,Interrupt Targets Non-secure 345" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS344 ,Interrupt Targets Non-secure 344" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS343 ,Interrupt Targets Non-secure 343" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS342 ,Interrupt Targets Non-secure 342" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS341 ,Interrupt Targets Non-secure 341" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS340 ,Interrupt Targets Non-secure 340" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS339 ,Interrupt Targets Non-secure 339" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS338 ,Interrupt Targets Non-secure 338" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS337 ,Interrupt Targets Non-secure 337" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS336 ,Interrupt Targets Non-secure 336" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS335 ,Interrupt Targets Non-secure 335" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS334 ,Interrupt Targets Non-secure 334" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS333 ,Interrupt Targets Non-secure 333" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS332 ,Interrupt Targets Non-secure 332" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS331 ,Interrupt Targets Non-secure 331" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS330 ,Interrupt Targets Non-secure 330" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS329 ,Interrupt Targets Non-secure 329" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS328 ,Interrupt Targets Non-secure 328" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS327 ,Interrupt Targets Non-secure 327" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS326 ,Interrupt Targets Non-secure 326" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS325 ,Interrupt Targets Non-secure 325" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS324 ,Interrupt Targets Non-secure 324" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS323 ,Interrupt Targets Non-secure 323" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS322 ,Interrupt Targets Non-secure 322" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS321 ,Interrupt Targets Non-secure 321" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS320 ,Interrupt Targets Non-secure 320" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3A8++0x03
|
|
hide.long 0x00 "NVIC_ITNS10,Interrupt Target Non-Secure Register 10"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0B)
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "NVIC_ITNS11,Interrupt Target Non-Secure Register 11"
|
|
bitfld.long 0x00 31. " ITNS383 ,Interrupt Targets Non-secure 383" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS382 ,Interrupt Targets Non-secure 382" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS381 ,Interrupt Targets Non-secure 381" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS380 ,Interrupt Targets Non-secure 380" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS379 ,Interrupt Targets Non-secure 379" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS378 ,Interrupt Targets Non-secure 378" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS377 ,Interrupt Targets Non-secure 377" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS376 ,Interrupt Targets Non-secure 376" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS375 ,Interrupt Targets Non-secure 375" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS374 ,Interrupt Targets Non-secure 374" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS373 ,Interrupt Targets Non-secure 373" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS372 ,Interrupt Targets Non-secure 372" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS371 ,Interrupt Targets Non-secure 371" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS370 ,Interrupt Targets Non-secure 370" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS369 ,Interrupt Targets Non-secure 369" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS368 ,Interrupt Targets Non-secure 368" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS367 ,Interrupt Targets Non-secure 367" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS366 ,Interrupt Targets Non-secure 366" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS365 ,Interrupt Targets Non-secure 365" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS364 ,Interrupt Targets Non-secure 364" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS363 ,Interrupt Targets Non-secure 363" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS362 ,Interrupt Targets Non-secure 362" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS361 ,Interrupt Targets Non-secure 361" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS360 ,Interrupt Targets Non-secure 360" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS359 ,Interrupt Targets Non-secure 359" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS358 ,Interrupt Targets Non-secure 358" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS357 ,Interrupt Targets Non-secure 357" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS356 ,Interrupt Targets Non-secure 356" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS355 ,Interrupt Targets Non-secure 355" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS354 ,Interrupt Targets Non-secure 354" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS353 ,Interrupt Targets Non-secure 353" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS352 ,Interrupt Targets Non-secure 352" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3AC++0x03
|
|
hide.long 0x00 "NVIC_ITNS11,Interrupt Target Non-Secure Register 11"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0C)
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "NVIC_ITNS12,Interrupt Target Non-Secure Register 12"
|
|
bitfld.long 0x00 31. " ITNS415 ,Interrupt Targets Non-secure 415" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS414 ,Interrupt Targets Non-secure 414" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS413 ,Interrupt Targets Non-secure 413" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS412 ,Interrupt Targets Non-secure 412" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS411 ,Interrupt Targets Non-secure 411" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS410 ,Interrupt Targets Non-secure 410" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS409 ,Interrupt Targets Non-secure 409" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS408 ,Interrupt Targets Non-secure 408" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS407 ,Interrupt Targets Non-secure 407" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS406 ,Interrupt Targets Non-secure 406" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS405 ,Interrupt Targets Non-secure 405" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS404 ,Interrupt Targets Non-secure 404" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS403 ,Interrupt Targets Non-secure 403" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS402 ,Interrupt Targets Non-secure 402" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS401 ,Interrupt Targets Non-secure 401" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS400 ,Interrupt Targets Non-secure 400" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS399 ,Interrupt Targets Non-secure 399" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS398 ,Interrupt Targets Non-secure 398" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS397 ,Interrupt Targets Non-secure 397" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS396 ,Interrupt Targets Non-secure 396" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS395 ,Interrupt Targets Non-secure 395" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS394 ,Interrupt Targets Non-secure 394" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS393 ,Interrupt Targets Non-secure 393" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS392 ,Interrupt Targets Non-secure 392" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS391 ,Interrupt Targets Non-secure 391" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS390 ,Interrupt Targets Non-secure 390" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS389 ,Interrupt Targets Non-secure 389" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS388 ,Interrupt Targets Non-secure 388" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS387 ,Interrupt Targets Non-secure 387" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS386 ,Interrupt Targets Non-secure 386" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS385 ,Interrupt Targets Non-secure 385" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS384 ,Interrupt Targets Non-secure 384" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3B0++0x03
|
|
hide.long 0x00 "NVIC_ITNS12,Interrupt Target Non-Secure Register 12"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0D)
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "NVIC_ITNS13,Interrupt Target Non-Secure Register 13"
|
|
bitfld.long 0x00 31. " ITNS447 ,Interrupt Targets Non-secure 447" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS446 ,Interrupt Targets Non-secure 446" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS445 ,Interrupt Targets Non-secure 445" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS444 ,Interrupt Targets Non-secure 444" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS443 ,Interrupt Targets Non-secure 443" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS442 ,Interrupt Targets Non-secure 442" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS441 ,Interrupt Targets Non-secure 441" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS440 ,Interrupt Targets Non-secure 440" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS439 ,Interrupt Targets Non-secure 439" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS438 ,Interrupt Targets Non-secure 438" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS437 ,Interrupt Targets Non-secure 437" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS436 ,Interrupt Targets Non-secure 436" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS435 ,Interrupt Targets Non-secure 435" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS434 ,Interrupt Targets Non-secure 434" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS433 ,Interrupt Targets Non-secure 433" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS432 ,Interrupt Targets Non-secure 432" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS431 ,Interrupt Targets Non-secure 431" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS430 ,Interrupt Targets Non-secure 430" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS429 ,Interrupt Targets Non-secure 429" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS428 ,Interrupt Targets Non-secure 428" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS427 ,Interrupt Targets Non-secure 427" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS426 ,Interrupt Targets Non-secure 426" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS425 ,Interrupt Targets Non-secure 425" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS424 ,Interrupt Targets Non-secure 424" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS423 ,Interrupt Targets Non-secure 423" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS422 ,Interrupt Targets Non-secure 422" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS421 ,Interrupt Targets Non-secure 421" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS420 ,Interrupt Targets Non-secure 420" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS419 ,Interrupt Targets Non-secure 419" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS418 ,Interrupt Targets Non-secure 418" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS417 ,Interrupt Targets Non-secure 417" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS416 ,Interrupt Targets Non-secure 416" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3B4++0x03
|
|
hide.long 0x00 "NVIC_ITNS13,Interrupt Target Non-Secure Register 13"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0E)
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "NVIC_ITNS14,Interrupt Target Non-Secure Register 14"
|
|
bitfld.long 0x00 31. " ITNS479 ,Interrupt Targets Non-secure 479" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS478 ,Interrupt Targets Non-secure 478" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS477 ,Interrupt Targets Non-secure 477" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS476 ,Interrupt Targets Non-secure 476" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS475 ,Interrupt Targets Non-secure 475" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS474 ,Interrupt Targets Non-secure 474" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS473 ,Interrupt Targets Non-secure 473" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS472 ,Interrupt Targets Non-secure 472" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS471 ,Interrupt Targets Non-secure 471" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS470 ,Interrupt Targets Non-secure 470" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS469 ,Interrupt Targets Non-secure 469" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS468 ,Interrupt Targets Non-secure 468" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS467 ,Interrupt Targets Non-secure 467" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS466 ,Interrupt Targets Non-secure 466" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS465 ,Interrupt Targets Non-secure 465" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS464 ,Interrupt Targets Non-secure 464" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS463 ,Interrupt Targets Non-secure 463" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS462 ,Interrupt Targets Non-secure 462" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS461 ,Interrupt Targets Non-secure 461" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS460 ,Interrupt Targets Non-secure 460" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS459 ,Interrupt Targets Non-secure 459" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS458 ,Interrupt Targets Non-secure 458" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS457 ,Interrupt Targets Non-secure 457" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS456 ,Interrupt Targets Non-secure 456" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS455 ,Interrupt Targets Non-secure 455" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS454 ,Interrupt Targets Non-secure 454" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS453 ,Interrupt Targets Non-secure 453" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS452 ,Interrupt Targets Non-secure 452" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS451 ,Interrupt Targets Non-secure 451" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS450 ,Interrupt Targets Non-secure 450" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS449 ,Interrupt Targets Non-secure 449" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS448 ,Interrupt Targets Non-secure 448" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3B8++0x03
|
|
hide.long 0x00 "NVIC_ITNS14,Interrupt Target Non-Secure Register 14"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x0F)
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "NVIC_ITNS15,Interrupt Target Non-Secure Register 15"
|
|
bitfld.long 0x00 31. " ITNS511 ,Interrupt Targets Non-secure 511" "Secure,Non-secure"
|
|
bitfld.long 0x00 30. " ITNS510 ,Interrupt Targets Non-secure 510" "Secure,Non-secure"
|
|
bitfld.long 0x00 29. " ITNS509 ,Interrupt Targets Non-secure 509" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 28. " ITNS508 ,Interrupt Targets Non-secure 508" "Secure,Non-secure"
|
|
bitfld.long 0x00 27. " ITNS507 ,Interrupt Targets Non-secure 507" "Secure,Non-secure"
|
|
bitfld.long 0x00 26. " ITNS506 ,Interrupt Targets Non-secure 506" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ITNS505 ,Interrupt Targets Non-secure 505" "Secure,Non-secure"
|
|
bitfld.long 0x00 24. " ITNS504 ,Interrupt Targets Non-secure 504" "Secure,Non-secure"
|
|
bitfld.long 0x00 23. " ITNS503 ,Interrupt Targets Non-secure 503" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ITNS502 ,Interrupt Targets Non-secure 502" "Secure,Non-secure"
|
|
bitfld.long 0x00 21. " ITNS501 ,Interrupt Targets Non-secure 501" "Secure,Non-secure"
|
|
bitfld.long 0x00 20. " ITNS500 ,Interrupt Targets Non-secure 500" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ITNS499 ,Interrupt Targets Non-secure 499" "Secure,Non-secure"
|
|
bitfld.long 0x00 18. " ITNS498 ,Interrupt Targets Non-secure 498" "Secure,Non-secure"
|
|
bitfld.long 0x00 17. " ITNS497 ,Interrupt Targets Non-secure 497" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 16. " ITNS496 ,Interrupt Targets Non-secure 496" "Secure,Non-secure"
|
|
bitfld.long 0x00 15. " ITNS495 ,Interrupt Targets Non-secure 495" "Secure,Non-secure"
|
|
bitfld.long 0x00 14. " ITNS494 ,Interrupt Targets Non-secure 494" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ITNS493 ,Interrupt Targets Non-secure 493" "Secure,Non-secure"
|
|
bitfld.long 0x00 12. " ITNS492 ,Interrupt Targets Non-secure 492" "Secure,Non-secure"
|
|
bitfld.long 0x00 11. " ITNS491 ,Interrupt Targets Non-secure 491" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 10. " ITNS490 ,Interrupt Targets Non-secure 490" "Secure,Non-secure"
|
|
bitfld.long 0x00 9. " ITNS489 ,Interrupt Targets Non-secure 489" "Secure,Non-secure"
|
|
bitfld.long 0x00 8. " ITNS488 ,Interrupt Targets Non-secure 488" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ITNS487 ,Interrupt Targets Non-secure 487" "Secure,Non-secure"
|
|
bitfld.long 0x00 6. " ITNS486 ,Interrupt Targets Non-secure 486" "Secure,Non-secure"
|
|
bitfld.long 0x00 5. " ITNS485 ,Interrupt Targets Non-secure 485" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 4. " ITNS484 ,Interrupt Targets Non-secure 484" "Secure,Non-secure"
|
|
bitfld.long 0x00 3. " ITNS483 ,Interrupt Targets Non-secure 483" "Secure,Non-secure"
|
|
bitfld.long 0x00 2. " ITNS482 ,Interrupt Targets Non-secure 482" "Secure,Non-secure"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ITNS481 ,Interrupt Targets Non-secure 481" "Secure,Non-secure"
|
|
bitfld.long 0x00 0. " ITNS480 ,Interrupt Targets Non-secure 480" "Secure,Non-secure"
|
|
else
|
|
hgroup.long 0x3BC++0x03
|
|
hide.long 0x00 "NVIC_ITNS15,Interrupt Target Non-Secure Register 15"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Priority Registers"
|
|
group.long 0x400++0x1F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x01)
|
|
group.long 0x420++0x1F
|
|
line.long 0x0 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x4 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x8 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0xC "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x10 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x14 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x18 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x1C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
else
|
|
hgroup.long 0x420++0x1F
|
|
hide.long 0x0 "IPR8,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR9,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR10,Interrupt Priority Register"
|
|
hide.long 0xC "IPR11,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR12,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR13,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR14,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR15,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x02)
|
|
group.long 0x440++0x1F
|
|
line.long 0x0 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x4 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x8 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0xC "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x10 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x14 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x18 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x1C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
else
|
|
hgroup.long 0x440++0x1F
|
|
hide.long 0x0 "IPR16,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR17,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR18,Interrupt Priority Register"
|
|
hide.long 0xC "IPR19,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR20,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR21,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR22,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR23,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x03)
|
|
group.long 0x460++0x1F
|
|
line.long 0x0 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x4 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x8 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0xC "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x10 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x14 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x18 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x1C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
else
|
|
hgroup.long 0x460++0x1F
|
|
hide.long 0x0 "IPR24,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR25,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR26,Interrupt Priority Register"
|
|
hide.long 0xC "IPR27,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR28,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR29,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR30,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR31,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x04)
|
|
group.long 0x480++0x1F
|
|
line.long 0x0 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x4 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x8 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0xC "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x10 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x14 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x18 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x1C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
else
|
|
hgroup.long 0x480++0x1F
|
|
hide.long 0x0 "IPR32,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR33,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR34,Interrupt Priority Register"
|
|
hide.long 0xC "IPR35,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR36,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR37,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR38,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR39,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x05)
|
|
group.long 0x4A0++0x1F
|
|
line.long 0x0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0x4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0x8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0x10 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0x14 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0x18 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0x1C "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
else
|
|
hgroup.long 0x4A0++0x1F
|
|
hide.long 0x0 "IPR40,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR41,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR42,Interrupt Priority Register"
|
|
hide.long 0xC "IPR43,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR44,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR45,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR46,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR47,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x06)
|
|
group.long 0x4C0++0x1F
|
|
line.long 0x0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0x4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0x8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0x10 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0x14 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0x18 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0x1C "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
else
|
|
hgroup.long 0x4C0++0x1F
|
|
hide.long 0x0 "IPR48,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR49,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR50,Interrupt Priority Register"
|
|
hide.long 0xC "IPR51,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR52,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR53,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR54,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR55,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x07)
|
|
group.long 0x4E0++0x1F
|
|
line.long 0x0 "IPR56,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_227 ,Interrupt 227 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_226 ,Interrupt 226 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_225 ,Interrupt 225 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_224 ,Interrupt 224 Priority"
|
|
line.long 0x4 "IPR57,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_231 ,Interrupt 231 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_230 ,Interrupt 230 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_229 ,Interrupt 229 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_228 ,Interrupt 228 Priority"
|
|
line.long 0x8 "IPR58,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_235 ,Interrupt 235 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_234 ,Interrupt 234 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_233 ,Interrupt 233 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_232 ,Interrupt 232 Priority"
|
|
line.long 0xC "IPR59,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_239 ,Interrupt 239 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_238 ,Interrupt 238 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_237 ,Interrupt 237 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_236 ,Interrupt 236 Priority"
|
|
line.long 0x10 "IPR60,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_243 ,Interrupt 243 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_242 ,Interrupt 242 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_241 ,Interrupt 241 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_240 ,Interrupt 240 Priority"
|
|
line.long 0x14 "IPR61,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_247 ,Interrupt 247 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_246 ,Interrupt 246 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_245 ,Interrupt 245 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_244 ,Interrupt 244 Priority"
|
|
line.long 0x18 "IPR62,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_251 ,Interrupt 251 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_250 ,Interrupt 250 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_249 ,Interrupt 249 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_248 ,Interrupt 248 Priority"
|
|
line.long 0x1C "IPR63,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_255 ,Interrupt 255 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_254 ,Interrupt 254 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_253 ,Interrupt 253 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_252 ,Interrupt 252 Priority"
|
|
else
|
|
hgroup.long 0x4E0++0x1F
|
|
hide.long 0x0 "IPR56,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR57,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR58,Interrupt Priority Register"
|
|
hide.long 0xC "IPR59,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR60,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR61,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR62,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR63,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x08)
|
|
group.long 0x500++0x1F
|
|
line.long 0x0 "IPR64,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_259 ,Interrupt 259 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_258 ,Interrupt 258 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_257 ,Interrupt 257 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_256 ,Interrupt 256 Priority"
|
|
line.long 0x4 "IPR65,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_263 ,Interrupt 263 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_262 ,Interrupt 262 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_261 ,Interrupt 261 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_260 ,Interrupt 260 Priority"
|
|
line.long 0x8 "IPR66,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_267 ,Interrupt 267 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_266 ,Interrupt 266 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_265 ,Interrupt 265 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_264 ,Interrupt 264 Priority"
|
|
line.long 0xC "IPR67,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_271 ,Interrupt 271 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_270 ,Interrupt 270 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_269 ,Interrupt 269 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_268 ,Interrupt 268 Priority"
|
|
line.long 0x10 "IPR68,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_275 ,Interrupt 275 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_274 ,Interrupt 274 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_273 ,Interrupt 273 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_272 ,Interrupt 272 Priority"
|
|
line.long 0x14 "IPR69,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_279 ,Interrupt 279 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_278 ,Interrupt 278 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_277 ,Interrupt 277 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_276 ,Interrupt 276 Priority"
|
|
line.long 0x18 "IPR70,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_283 ,Interrupt 283 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_282 ,Interrupt 282 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_281 ,Interrupt 281 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_280 ,Interrupt 280 Priority"
|
|
line.long 0x1C "IPR71,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_287 ,Interrupt 287 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_286 ,Interrupt 286 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_285 ,Interrupt 285 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_284 ,Interrupt 284 Priority"
|
|
else
|
|
hgroup.long 0x500++0x1F
|
|
hide.long 0x0 "IPR64,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR65,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR66,Interrupt Priority Register"
|
|
hide.long 0xC "IPR67,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR68,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR69,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR70,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR71,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x09)
|
|
group.long 0x520++0x1F
|
|
line.long 0x0 "IPR72,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_291 ,Interrupt 291 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_290 ,Interrupt 290 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_289 ,Interrupt 289 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_288 ,Interrupt 288 Priority"
|
|
line.long 0x4 "IPR73,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_295 ,Interrupt 295 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_294 ,Interrupt 294 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_293 ,Interrupt 293 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_292 ,Interrupt 292 Priority"
|
|
line.long 0x8 "IPR74,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_299 ,Interrupt 299 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_298 ,Interrupt 298 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_297 ,Interrupt 297 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_296 ,Interrupt 296 Priority"
|
|
line.long 0xC "IPR75,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_303 ,Interrupt 303 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_302 ,Interrupt 302 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_301 ,Interrupt 301 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_300 ,Interrupt 300 Priority"
|
|
line.long 0x10 "IPR76,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_307 ,Interrupt 307 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_306 ,Interrupt 306 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_305 ,Interrupt 305 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_304 ,Interrupt 304 Priority"
|
|
line.long 0x14 "IPR77,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_311 ,Interrupt 311 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_310 ,Interrupt 310 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_309 ,Interrupt 309 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_308 ,Interrupt 308 Priority"
|
|
line.long 0x18 "IPR78,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_315 ,Interrupt 315 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_314 ,Interrupt 314 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_313 ,Interrupt 313 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_312 ,Interrupt 312 Priority"
|
|
line.long 0x1C "IPR79,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_319 ,Interrupt 319 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_318 ,Interrupt 318 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_317 ,Interrupt 317 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_316 ,Interrupt 316 Priority"
|
|
else
|
|
hgroup.long 0x520++0x1F
|
|
hide.long 0x0 "IPR72,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR73,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR74,Interrupt Priority Register"
|
|
hide.long 0xC "IPR75,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR76,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR77,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR78,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR79,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0A)
|
|
group.long 0x540++0x1F
|
|
line.long 0x0 "IPR80,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_323 ,Interrupt 323 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_322 ,Interrupt 322 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_321 ,Interrupt 321 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_320 ,Interrupt 320 Priority"
|
|
line.long 0x4 "IPR81,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_327 ,Interrupt 327 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_326 ,Interrupt 326 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_325 ,Interrupt 325 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_324 ,Interrupt 324 Priority"
|
|
line.long 0x8 "IPR82,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_331 ,Interrupt 331 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_330 ,Interrupt 330 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_329 ,Interrupt 329 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_328 ,Interrupt 328 Priority"
|
|
line.long 0xC "IPR83,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_335 ,Interrupt 335 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_334 ,Interrupt 334 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_333 ,Interrupt 333 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_332 ,Interrupt 332 Priority"
|
|
line.long 0x10 "IPR84,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_339 ,Interrupt 339 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_338 ,Interrupt 338 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_337 ,Interrupt 337 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_336 ,Interrupt 336 Priority"
|
|
line.long 0x14 "IPR85,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_343 ,Interrupt 343 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_342 ,Interrupt 342 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_341 ,Interrupt 341 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_340 ,Interrupt 340 Priority"
|
|
line.long 0x18 "IPR86,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_347 ,Interrupt 347 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_346 ,Interrupt 346 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_345 ,Interrupt 345 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_344 ,Interrupt 344 Priority"
|
|
line.long 0x1C "IPR87,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_351 ,Interrupt 351 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_350 ,Interrupt 350 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_349 ,Interrupt 349 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_348 ,Interrupt 348 Priority"
|
|
else
|
|
hgroup.long 0x540++0x1F
|
|
hide.long 0x0 "IPR80,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR81,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR82,Interrupt Priority Register"
|
|
hide.long 0xC "IPR83,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR84,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR85,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR86,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR87,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0B)
|
|
group.long 0x560++0x1F
|
|
line.long 0x0 "IPR88,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_355 ,Interrupt 355 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_354 ,Interrupt 354 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_353 ,Interrupt 353 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_352 ,Interrupt 352 Priority"
|
|
line.long 0x4 "IPR89,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_359 ,Interrupt 359 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_358 ,Interrupt 358 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_357 ,Interrupt 357 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_356 ,Interrupt 356 Priority"
|
|
line.long 0x8 "IPR90,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_363 ,Interrupt 363 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_362 ,Interrupt 362 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_361 ,Interrupt 361 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_360 ,Interrupt 360 Priority"
|
|
line.long 0xC "IPR91,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_367 ,Interrupt 367 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_366 ,Interrupt 366 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_365 ,Interrupt 365 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_364 ,Interrupt 364 Priority"
|
|
line.long 0x10 "IPR92,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_371 ,Interrupt 371 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_370 ,Interrupt 370 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_369 ,Interrupt 369 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_368 ,Interrupt 368 Priority"
|
|
line.long 0x14 "IPR93,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_375 ,Interrupt 375 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_374 ,Interrupt 374 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_373 ,Interrupt 373 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_372 ,Interrupt 372 Priority"
|
|
line.long 0x18 "IPR94,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_379 ,Interrupt 379 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_378 ,Interrupt 378 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_377 ,Interrupt 377 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_376 ,Interrupt 376 Priority"
|
|
line.long 0x1C "IPR95,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_383 ,Interrupt 383 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_382 ,Interrupt 382 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_381 ,Interrupt 381 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_380 ,Interrupt 380 Priority"
|
|
else
|
|
hgroup.long 0x560++0x1F
|
|
hide.long 0x0 "IPR88,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR89,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR90,Interrupt Priority Register"
|
|
hide.long 0xC "IPR91,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR92,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR93,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR94,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR95,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0C)
|
|
group.long 0x580++0x1F
|
|
line.long 0x0 "IPR96,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_387 ,Interrupt 387 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_386 ,Interrupt 386 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_385 ,Interrupt 385 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_384 ,Interrupt 384 Priority"
|
|
line.long 0x4 "IPR97,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_391 ,Interrupt 391 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_390 ,Interrupt 390 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_389 ,Interrupt 389 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_388 ,Interrupt 388 Priority"
|
|
line.long 0x8 "IPR98,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_395 ,Interrupt 395 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_394 ,Interrupt 394 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_393 ,Interrupt 393 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_392 ,Interrupt 392 Priority"
|
|
line.long 0xC "IPR99,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_399 ,Interrupt 399 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_398 ,Interrupt 398 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_397 ,Interrupt 397 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_396 ,Interrupt 396 Priority"
|
|
line.long 0x10 "IPR100,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_403 ,Interrupt 403 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_402 ,Interrupt 402 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_401 ,Interrupt 401 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_400 ,Interrupt 400 Priority"
|
|
line.long 0x14 "IPR101,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_407 ,Interrupt 407 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_406 ,Interrupt 406 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_405 ,Interrupt 405 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_404 ,Interrupt 404 Priority"
|
|
line.long 0x18 "IPR102,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_411 ,Interrupt 411 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_410 ,Interrupt 410 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_409 ,Interrupt 409 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_408 ,Interrupt 408 Priority"
|
|
line.long 0x1C "IPR103,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_415 ,Interrupt 415 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_414 ,Interrupt 414 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_413 ,Interrupt 413 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_412 ,Interrupt 412 Priority"
|
|
else
|
|
hgroup.long 0x580++0x1F
|
|
hide.long 0x0 "IPR96,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR97,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR98,Interrupt Priority Register"
|
|
hide.long 0xC "IPR99,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR100,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR101,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR102,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR103,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0D)
|
|
group.long 0x5A0++0x1F
|
|
line.long 0x0 "IPR104,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_419 ,Interrupt 419 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_418 ,Interrupt 418 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_417 ,Interrupt 417 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_416 ,Interrupt 416 Priority"
|
|
line.long 0x4 "IPR105,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_423 ,Interrupt 423 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_422 ,Interrupt 422 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_421 ,Interrupt 421 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_420 ,Interrupt 420 Priority"
|
|
line.long 0x8 "IPR106,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_427 ,Interrupt 427 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_426 ,Interrupt 426 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_425 ,Interrupt 425 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_424 ,Interrupt 424 Priority"
|
|
line.long 0xC "IPR107,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_431 ,Interrupt 431 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_430 ,Interrupt 430 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_429 ,Interrupt 429 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_428 ,Interrupt 428 Priority"
|
|
line.long 0x10 "IPR108,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_435 ,Interrupt 435 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_434 ,Interrupt 434 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_433 ,Interrupt 433 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_432 ,Interrupt 432 Priority"
|
|
line.long 0x14 "IPR109,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_439 ,Interrupt 439 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_438 ,Interrupt 438 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_437 ,Interrupt 437 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_436 ,Interrupt 436 Priority"
|
|
line.long 0x18 "IPR110,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_443 ,Interrupt 443 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_442 ,Interrupt 442 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_441 ,Interrupt 441 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_440 ,Interrupt 440 Priority"
|
|
line.long 0x1C "IPR111,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_447 ,Interrupt 447 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_446 ,Interrupt 446 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_445 ,Interrupt 445 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_444 ,Interrupt 444 Priority"
|
|
else
|
|
hgroup.long 0x5A0++0x1F
|
|
hide.long 0x0 "IPR104,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR105,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR106,Interrupt Priority Register"
|
|
hide.long 0xC "IPR107,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR108,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR109,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR110,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR111,Interrupt Priority Register"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)>=0x0E)
|
|
group.long 0x5C0++0x1F
|
|
line.long 0x0 "IPR112,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_451 ,Interrupt 451 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_450 ,Interrupt 450 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_449 ,Interrupt 449 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_448 ,Interrupt 448 Priority"
|
|
line.long 0x4 "IPR113,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_455 ,Interrupt 455 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_454 ,Interrupt 454 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_453 ,Interrupt 453 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_452 ,Interrupt 452 Priority"
|
|
line.long 0x8 "IPR114,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_459 ,Interrupt 459 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_458 ,Interrupt 458 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_457 ,Interrupt 457 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_456 ,Interrupt 456 Priority"
|
|
line.long 0xC "IPR115,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_463 ,Interrupt 463 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_462 ,Interrupt 462 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_461 ,Interrupt 461 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_460 ,Interrupt 460 Priority"
|
|
line.long 0x10 "IPR116,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_467 ,Interrupt 467 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_466 ,Interrupt 466 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_465 ,Interrupt 465 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_464 ,Interrupt 464 Priority"
|
|
line.long 0x14 "IPR117,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_471 ,Interrupt 471 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_470 ,Interrupt 470 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_469 ,Interrupt 469 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_468 ,Interrupt 468 Priority"
|
|
line.long 0x18 "IPR118,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_475 ,Interrupt 475 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_474 ,Interrupt 474 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_473 ,Interrupt 473 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_472 ,Interrupt 472 Priority"
|
|
line.long 0x1C "IPR119,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_479 ,Interrupt 479 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_478 ,Interrupt 478 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_477 ,Interrupt 477 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_476 ,Interrupt 476 Priority"
|
|
else
|
|
hgroup.long 0x5C0++0x1F
|
|
hide.long 0x0 "IPR112,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR113,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR114,Interrupt Priority Register"
|
|
hide.long 0xC "IPR115,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR116,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR117,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR118,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR119,Interrupt Priority Register"
|
|
endif
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
sif (CORENAME()=="CORTEXM33F")
|
|
tree "Floating-point Unit (FPU)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 8.
|
|
group.long 0xF34++0x0B
|
|
line.long 0x00 "FPCCR,Floating-Point Context Control Register"
|
|
bitfld.long 0x00 31. " ASPEN ,Execution of a floating-point instruction sets the CONTROL.FPCA bit to 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " LSPEN ,Enables lazy context save of FP state" "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " LSPENS ,This bit controls whether the LSPEN bit is writeable from the Non-secure state" "Writeable,Write ignored"
|
|
newline
|
|
bitfld.long 0x00 28. " CLRONRET ,Clear floating point caller saved registers on exception return" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " CLRONRETS ,Clear on return Secure only" "Both states,Secure only"
|
|
bitfld.long 0x00 26. " TS ,Treat as Secure" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 10. " UFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the UsageFault exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 9. " SPLIMVIOL ,Indicates whether the FP context violates the stack pointer limit that was active when lazy state preservation was activated" "Low,High"
|
|
bitfld.long 0x00 8. " MONRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending" "Not able,Able"
|
|
newline
|
|
bitfld.long 0x00 7. " SFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the SecureFault exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 6. " BFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 5. " MMRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending" "Not able,Able"
|
|
newline
|
|
bitfld.long 0x00 4. " HFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 3. " THREAD ,Indicates the processor mode when it allocated the FP stack frame" "Handler,Thread"
|
|
bitfld.long 0x00 2. " S ,Indicates the FP context belongs to the specified security state" "Non-secure,Secure"
|
|
newline
|
|
bitfld.long 0x00 1. " USER ,Indicates the privilege level of the software executing" "Privileged,Unprivileged"
|
|
bitfld.long 0x00 0. " LSPACT ,Indicates whether Lazy preservation of the FP state is active" "Not active,Active"
|
|
line.long 0x04 "FPCAR,Floating-Point Context Address Register"
|
|
hexmask.long 0x04 3.--31. 0x8 " ADDRESS ,The location of the unpopulated floating-point register space allocated on an exception stack frame"
|
|
line.long 0x08 "FPDSCR,Floating-Point Default Status Control Register"
|
|
bitfld.long 0x08 26. " AHP ,Default value for FPSCR.AHP" "IEEE 754-2008,Alternative"
|
|
bitfld.long 0x08 25. " DN ,Default value for FPSCR.DN" "NaN operands,Any operation"
|
|
bitfld.long 0x08 24. " FZ ,Default value for FPSCR.FZ" "No Flush mode,Flush mode"
|
|
newline
|
|
bitfld.long 0x08 22.--23. " RMODE ,Default value for FPSCR.RMode" "Round to Nearest,Round towards Plus Infinity,Round towards Minus Infinity,Round towards Zero"
|
|
rgroup.long 0xF40++0x0B
|
|
line.long 0x00 "MVFR0,Media and FP Feature Register 0"
|
|
bitfld.long 0x00 28.--31. " FPRNDMOD ,Indicates the rounding modes supported by the FP floating-point hardware" ",All supported,?..."
|
|
bitfld.long 0x00 20.--23. " SQRROOT ,Indicates the hardware support for FP square root operations" ",Supported,?..."
|
|
bitfld.long 0x00 16.--19. " DIV ,Indicates the hardware support for FP divide operations" ",Supported,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. " DBLPREC ,Indicates the hardware support for FP double_precision operations" "Not supported,,Supported,?..."
|
|
bitfld.long 0x00 4.--7. " SNGLPREC ,Indicates the hardware support for FP single-precision operations" ",,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " A_SIMD ,Indicates the size of the FP register bank" ",Supported-16x64-bit,?..."
|
|
line.long 0x04 "MVFR1,Media and FP Feature Register 1"
|
|
bitfld.long 0x04 28.--31. " FP_FUSED_MAC ,Indicates whether the FP supports fused multiply accumulate operations" ",Supported,?..."
|
|
bitfld.long 0x04 24.--27. " FP_HPFP ,Indicates whether the FP supports half-precision and double-precision floating-point conversion instructions" ",Half-single,Half-single and half-double,?..."
|
|
newline
|
|
bitfld.long 0x04 4.--7. " D_NAN ,Indicates whether the FP hardware implementation supports only the Default NaN mode" ",NaN propagation,?..."
|
|
bitfld.long 0x04 0.--3. " FTZ_MODE ,Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation" ",Fully denormalized,?..."
|
|
line.long 0x08 "MVFR2,Media and FP Feature Register 2"
|
|
bitfld.long 0x08 4.--7. " VFP_MISC ,Indicates the hardware support for FP miscellaneous features" "Not supported,,,,Supported,?..."
|
|
width 0xB
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
endif
|
|
tree "Debug"
|
|
tree "Core Debug"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 13.
|
|
group.long 0xD30++0x03
|
|
line.long 0x00 "DFSR,Debug Fault Status Register"
|
|
eventfld.long 0x00 4. " EXTERNAL ,Indicates a debug event generated because of the assertion of an external debug request" "Not generated,Generated"
|
|
eventfld.long 0x00 3. " VCATCH ,Indicates triggering of a Vector catch" "Not triggered,Triggered"
|
|
eventfld.long 0x00 2. " DWTTRAP ,Indicates a debug event generated by the DWT" "Not generated,Generated"
|
|
newline
|
|
eventfld.long 0x00 1. " BKPT ,Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB" "Not generated,Generated"
|
|
eventfld.long 0x00 0. " HALTED ,Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1" "Not generated,Generated"
|
|
newline
|
|
hgroup.long 0xDF0++0x03
|
|
hide.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
in
|
|
newline
|
|
wgroup.long 0xDF4++0x03
|
|
line.long 0x00 "DCRSR,Debug Core Register Selector Register"
|
|
bitfld.long 0x00 16. " REGWNR ,Specifies the access type for the transfer" "Read,Write"
|
|
hexmask.long.byte 0x00 0.--6. 1. " REGSEL ,Specifies the ARM core register, special-purpose register or Floating-point extension register"
|
|
group.long 0xDF8++0x03
|
|
line.long 0x00 "DCRDR,Debug Core Register Data Register"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDFC))&0x10000)==0x10000)
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " SDME ,Indicates whether the DebugMonitor targets the Secure or the Non-secure state" "Non-secure,Secure"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
bitfld.long 0x00 18. " MON_STEP ,Setting this bit to 1 makes the step request pending" "No step,Step"
|
|
newline
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " VC_SFERR ,SecureFault vector catch enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap on a fault occurring during exception entry or exception return" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception caused by a state information error" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception caused by a checking error" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
else
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " SDME ,Indicates whether the DebugMonitor targets the Secure or the Non-secure state" "Non-secure,Secure"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " VC_SFERR ,SecureFault vector catch enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap on a fault occurring during exception entry or exception return" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception caused by a state information error" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception caused by a checking error" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
group.long 0xE04++0x07
|
|
line.long 0x00 "DAUTHCTRL,Debug Authentication Control Register"
|
|
bitfld.long 0x00 3. " INTSPNIDEN ,Internal secure non-invasive debug enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " SPNIDENSEL ,Secure non-invasive debug enable select.Selects between DAUTHCTRL and the IMPLEMENTATION DEFINED external authentication interface for control of Secure non-invasive debug" "Ext. auth. interface,DAUTHCTRL.INTSPNIDEN"
|
|
bitfld.long 0x00 1. " INTSPIDEN ,Internal secure invasive debug enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " SPIDENSEL ,Secure invasive debug enable select. Selects between DAUTHCTRL and the IMPLEMENTATION DEFINED external authentication interface for control of Secure invasive debug" "Ext. auth. interface,DAUTHCTRL.INTSPIDEN"
|
|
line.long 0x04 "DSCSR,Debug Security Control and Status Register"
|
|
bitfld.long 0x04 16. " CDS ,This field indicates the current security state of the processor" "Non-secure,Secure"
|
|
bitfld.long 0x04 1. " SBRSEL ,Secure banked register select" "Non-secure,Secure"
|
|
bitfld.long 0x04 0. " SBRSELEN ,Secure banked register select enable" "Disabled,Enabled"
|
|
rgroup.long 0xFB8++0x03
|
|
line.long 0x00 "DAUTHSTATUS,Debug Authentication Status Register"
|
|
bitfld.long 0x00 7. " SNI ,Secure non-invasive debug implemented" ",Implemented"
|
|
bitfld.long 0x00 6. " SNE ,Secure non-invasive debug enabled" "0,1"
|
|
bitfld.long 0x00 5. " SI ,Secure invasive debug features implemented" ",Implemented"
|
|
bitfld.long 0x00 4. " SE ,Secure invasive debug enabled" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. " NSNI ,Non-secure non-invasive debug features implemented" ",Implemented"
|
|
bitfld.long 0x00 2. " NSNE ,Non-secure non-invasive debug enabled" "0,1"
|
|
bitfld.long 0x00 1. " NSI ,Non-secure invasive debug features implemented" ",Implemented"
|
|
bitfld.long 0x00 0. " NSE ,Non-secure invasive debug enabled" "0,1"
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Flash Patch and Breakpoint Unit (FPB)"
|
|
sif COMPonent.AVAILABLE("FPB")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))
|
|
width 12.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "FP_CTRL,Flash Patch Control Register"
|
|
bitfld.long 0x00 28.--31. " REV ,Flash Patch Breakpoint architecture revision" "Reserved,Version 2,?..."
|
|
rbitfld.long 0x00 4.--7. 12.--14. " NUM_CODE ,The number of instruction address comparators" "0,1,2,3,4,5,6,7,?..."
|
|
rbitfld.long 0x00 8.--11. " NUM_LIT ,Number of literal comparators" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 1. " KEY ,Key Field" "Low,High"
|
|
bitfld.long 0x00 0. " ENABLE ,Flash Patch Unit Enable" "Disabled,Enabled"
|
|
textline " "
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x04))&0x20000000)==0x20000000)
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "FP_REMAP,Flash Patch Remap Register"
|
|
bitfld.long 0x00 29. " RMPSPT ,Indicates whether the FPB unit supports Flash Patch remap" "Not supported,Supported"
|
|
hexmask.long 0x00 5.--28. 0x20 " REMAP ,Remap address"
|
|
else
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "FP_REMAP,Flash Patch Remap Register"
|
|
bitfld.long 0x00 29. " RMPSPT ,Indicates whether the FPB unit supports Flash Patch remap" "Not supported,Supported"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x8))&0x01)==0x00)
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0xC))&0x01)==0x00)
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x10))&0x01)==0x00)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x14))&0x01)==0x00)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x18))&0x01)==0x00)
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x1C))&0x01)==0x00)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x20))&0x01)==0x00)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x24))&0x01)==0x00)
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
bitfld.long 0x00 31. " FE ,Specifies if Flash Patch enabled" "Disabled,Enabled"
|
|
hexmask.long 0x00 2.--28. 0x04 " FPADDR ,Specifies bits[28:2] of the Flash Patch address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
else
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
textfld " "
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Selects between flashpatch and breakpoint functionality" "FP mode,BP mode"
|
|
endif
|
|
tree "CoreSight Identification Registers"
|
|
width 12.
|
|
rgroup.long 0xFCC++0x03
|
|
line.long 0x00 "FP_DEVTYPE,FPB CoreSight Device Type Register"
|
|
hexmask.long.byte 0x00 4.--7. 1. " SUB ,Sub-type"
|
|
hexmask.long.byte 0x00 0.--3. 1. " MAJOR ,Major type"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0xFBC))&0x100000)==0x100000)
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "FP_DEVARCH,FPB CoreSight Device Architecture Register"
|
|
hexmask.long.word 0x00 21.--31. 1. " ARCHITECT ,Component architect"
|
|
bitfld.long 0x00 20. " PRESENT ,Register present" "Not present,Present"
|
|
bitfld.long 0x00 16.--19. " REVISION ,Architecture revision" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " ARCHVER ,Architecture version" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.word 0x00 0.--11. 1. " ARCHPART ,Architecture part"
|
|
else
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "FP_DEVARCH,FPB CoreSight Device Architecture Register"
|
|
bitfld.long 0x00 20. " PRESENT ,Register present" "Not present,Present"
|
|
endif
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "FP_PIDR0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "FP_PIDR1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "FP_PIDR2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0C "FP_PIDR3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "FP_PIDR4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "FP_CIDR0,Component ID0 (Preamble)"
|
|
hexmask.long.byte 0x00 0.--7. 1. " PRMBL_0 ,CoreSight component identification preamble"
|
|
line.long 0x04 "FP_CIDR1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " PRMBL_1 ,CoreSight component class"
|
|
line.long 0x08 "FP_CIDR2,Component ID2"
|
|
hexmask.long.byte 0x08 0.--7. 1. " PRMBL_2 ,CoreSight component identification preamble"
|
|
line.long 0x0c "FP_CIDR3,Component ID3"
|
|
hexmask.long.byte 0x0C 0.--7. 1. " PRMBL_3 ,CoreSight component identification preamble"
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "FPB component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Data Watchpoint and Trace Unit (DWT)"
|
|
sif COMPonent.AVAILABLE("DWT")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))
|
|
width 16.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DWT_CTRL,Control Register"
|
|
rbitfld.long 0x00 28.--31. " NUMCOMP ,Number of comparators implemented" "0,1,2,3,4,5,6,7,8,?..."
|
|
rbitfld.long 0x00 27. " NOTRCPKT ,Shows whether the implementation supports trace sampling and exception tracing" "Supported,Not supported"
|
|
rbitfld.long 0x00 25. " NOCYCCNT ,Shows whether the implementation supports a cycle counter" "Supported,Not supported"
|
|
textline " "
|
|
rbitfld.long 0x00 24. " NOPRFCNT ,Shows whether the implementation supports the profiling counters" "Supported,Not supported"
|
|
bitfld.long 0x00 23. " CYCDISS ,Controls whether the cycle counter is prevented from incrementing while the PE is in Secure state" "No,Yes"
|
|
bitfld.long 0x00 22. " CYCEVTENA ,Enables POSTCNT underflow Event counter packets generation" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 21. " FOLDEVTENA ,Enables generation of the Folded-instruction counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " LSUEVTENA ,Enables generation of the LSU counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " SLEEPEVTENA ,Enables generation of the Sleep counter overflow event" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 18. " EXCEVTENA ,Enables generation of the Exception overhead counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " CPIEVTENA ,Enables generation of the CPI counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " EXCTRCENA ,Enables generation of exception trace" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 12. " PCSAMPLENA ,Enables use of POSTCNT counter as a timer for Periodic PC sample packet generation" "Disabled,Enabled"
|
|
bitfld.long 0x00 10.--11. " SYNCTAP ,Selects the position of the synchronization packet counter tap on the CYCCNT counter" "Disabled,CYCCNT[24],CYCCNT[26],CYCCNT[28]"
|
|
bitfld.long 0x00 9. " CYCTAP ,Selects the position of the POSTCNT tap on the CYCCNT counter" "CYCCNT[6],CYCCNT[10]"
|
|
textline " "
|
|
bitfld.long 0x00 5.--8. " POSTINIT ,Initial value for the POSTCNT counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1.--4. " POSTPRESET ,Reload value for the POSTCNT counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0. " CYCCNTENA ,Enables CYCCNT" "Disabled,Enabled"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1)))&0x1000000)==0x0000000)
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "DWT_CYCCNT,Cycle Count register"
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1)))&0x2000000)==0x0000000)
|
|
group.long 0x08++0x17
|
|
line.long 0x00 "DWT_CPICNT,CPI Count register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CPICNT ,Base instruction overhead counter"
|
|
line.long 0x04 "DWT_EXCCNT,Exception Overhead Count Register"
|
|
hexmask.long.byte 0x04 0.--7. 1. " EXCCNT ,The exception overhead counter"
|
|
line.long 0x08 "DWT_SLEEPCNT,Sleep Count Register"
|
|
hexmask.long.byte 0x08 0.--7. 1. " SLEEPCNT ,Sleep Counter"
|
|
line.long 0x10 "DWT_LSUCNT,LSU Count Register"
|
|
hexmask.long.byte 0x10 0.--7. 1. " LSUCNT ,Load-store overhead counter"
|
|
line.long 0x14 "DWT_FOLDCNT,Folded-instruction Count register"
|
|
hexmask.long.byte 0x14 0.--7. 1. " FOLDCNT ,Folded-instruction counter"
|
|
endif
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "DWT_PCSR,Program Counter Sample register"
|
|
textline " "
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)==0x1)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " CYCVALUE ,Cycle value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)>=0x2&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)<0x4)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
hexmask.long 0x00 1.--31. 1. " PCVALUE ,PC value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)>=0x8&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)<0xC)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " DVALUE ,Data1 value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)>=0x4&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)<0x8||(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)>=0xC&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x20+0x08)&0xF)<0xF)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
hexmask.long 0x00 0.--31. 0x01 " DADDR ,Data address"
|
|
else
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
endif
|
|
group.long (0x20+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Register 0"
|
|
bitfld.long 0x00 27.--31. " ID ,Identifies the capabilities of comparator" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "Not matched,Matched"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
textline " "
|
|
bitfld.long 0x00 4.--5. " ACTION ,These bits are ignored and the comparator generates no actions if it is disabled by MATCH" "Trigger only,Generate debug event,Trace data value,Trace address"
|
|
bitfld.long 0x00 0.--3. " MATCH ,Defines what this comparator matches against" "Disabled,Cycle counter,Instruction address,Instruction address limit,Data address (RW),Data address (W),Data address (R),Data address limit,Data value (RW),Data value (W),Data value (R),Linked data value,Data address/Data value (RW),Data address/Data value (W),Data address/Data value (R),Reserved"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)==0x1)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " CYCVALUE ,Cycle value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)>=0x2&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)<0x4)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
hexmask.long 0x00 1.--31. 1. " PCVALUE ,PC value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)>=0x8&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)<0xC)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " DVALUE ,Data1 value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)>=0x4&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)<0x8||(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)>=0xC&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08)&0xF)<0xF)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
hexmask.long 0x00 0.--31. 0x01 " DADDR ,Data address"
|
|
else
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
endif
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Register 1"
|
|
bitfld.long 0x00 27.--31. " ID ,Identifies the capabilities of comparator" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "Not matched,Matched"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
textline " "
|
|
bitfld.long 0x00 4.--5. " ACTION ,These bits are ignored and the comparator generates no actions if it is disabled by MATCH" "Trigger only,Generate debug event,Trace data value,Trace address"
|
|
bitfld.long 0x00 0.--3. " MATCH ,Defines what this comparator matches against" "Disabled,Cycle counter,Instruction address,Instruction address limit,Data address (RW),Data address (W),Data address (R),Data address limit,Data value (RW),Data value (W),Data value (R),Linked data value,Data address/Data value (RW),Data address/Data value (W),Data address/Data value (R),Reserved"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)==0x1)
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
hexmask.long 0x00 0.--31. 1. " CYCVALUE ,Cycle value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)>=0x2&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)<0x4)
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
hexmask.long 0x00 1.--31. 1. " PCVALUE ,PC value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)>=0x8&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)<0xC)
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
hexmask.long 0x00 0.--31. 1. " DVALUE ,Data1 value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)>=0x4&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)<0x8||(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)>=0xC&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08)&0xF)<0xF)
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
hexmask.long 0x00 0.--31. 0x01 " DADDR ,Data address"
|
|
else
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
endif
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Register 2"
|
|
bitfld.long 0x00 27.--31. " ID ,Identifies the capabilities of comparator" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "Not matched,Matched"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
textline " "
|
|
bitfld.long 0x00 4.--5. " ACTION ,These bits are ignored and the comparator generates no actions if it is disabled by MATCH" "Trigger only,Generate debug event,Trace data value,Trace address"
|
|
bitfld.long 0x00 0.--3. " MATCH ,Defines what this comparator matches against" "Disabled,Cycle counter,Instruction address,Instruction address limit,Data address (RW),Data address (W),Data address (R),Data address limit,Data value (RW),Data value (W),Data value (R),Linked data value,Data address/Data value (RW),Data address/Data value (W),Data address/Data value (R),Reserved"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)==0x1)
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
hexmask.long 0x00 0.--31. 1. " CYCVALUE ,Cycle value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)>=0x2&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)<0x4)
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
hexmask.long 0x00 1.--31. 1. " PCVALUE ,PC value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)>=0x8&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)<0xC)
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
hexmask.long 0x00 0.--31. 1. " DVALUE ,Data1 value"
|
|
elif ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)>=0x4&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)<0x8||(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)>=0xC&&(per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08)&0xF)<0xF)
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
hexmask.long 0x00 0.--31. 0x01 " DADDR ,Data address"
|
|
else
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
endif
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Register 3"
|
|
bitfld.long 0x00 27.--31. " ID ,Identifies the capabilities of comparator" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "Not matched,Matched"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
textline " "
|
|
bitfld.long 0x00 4.--5. " ACTION ,These bits are ignored and the comparator generates no actions if it is disabled by MATCH" "Trigger only,Generate debug event,Trace data value,Trace address"
|
|
bitfld.long 0x00 0.--3. " MATCH ,Defines what this comparator matches against" "Disabled,Cycle counter,Instruction address,Instruction address limit,Data address (RW),Data address (W),Data address (R),Data address limit,Data value (RW),Data value (W),Data value (R),Linked data value,Data address/Data value (RW),Data address/Data value (W),Data address/Data value (R),Reserved"
|
|
tree "CoreSight Identification Registers"
|
|
width 13.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0xFBC))&0x100000)==0x100000)
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "DWT_DEVARCH,DWT CoreSight Device Architecture Register"
|
|
hexmask.long.word 0x00 21.--31. 1. " ARCHITECT ,Component architect"
|
|
bitfld.long 0x00 20. " PRESENT ,Register present" "Not present,Present"
|
|
bitfld.long 0x00 16.--19. " REVISION ,Architecture revision" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " ARCHVER ,Architecture version" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.word 0x00 0.--11. 1. " ARCHPART ,Architecture part"
|
|
else
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "DWT_DEVARCH,DWT CoreSight Device Architecture Register"
|
|
bitfld.long 0x00 20. " PRESENT ,Register present" "Not present,Present"
|
|
endif
|
|
rgroup.long 0xFCC++0x03
|
|
line.long 0x00 "DWT_DEVTYPE,Device Type Identifier register"
|
|
hexmask.long.byte 0x00 4.--7. 1. " SUB ,Sub-type"
|
|
hexmask.long.byte 0x00 0.--3. 1. " MAJOR ,Major type"
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "DWT_PIDR0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "DWT_PIDR1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "DWT_PIDR2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "DWT_PIDR3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "DWT_PIDR4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "DWT_CIDR0,Component ID0 (Preamble)"
|
|
hexmask.long.byte 0x00 0.--7. 1. " PRMBL_0 ,CoreSight component identification preamble"
|
|
line.long 0x04 "DWT_CIDR1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " PRMBL_1 ,CoreSight component class"
|
|
line.long 0x08 "DWT_CIDR2,Component ID2"
|
|
hexmask.long.byte 0x08 0.--7. 1. " PRMBL_2 ,CoreSight component identification preamble"
|
|
line.long 0x0c "DWT_CIDR3,Component ID3"
|
|
hexmask.long.byte 0x0C 0.--7. 1. " PRMBL_3 ,CoreSight component identification preamble"
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "DWT component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree.end
|
|
AUTOINDENT.POP
|
|
tree.end
|
|
tree "ADC (Analog-to-Digital Converter)"
|
|
base ad:0x0
|
|
tree "ADC0"
|
|
base ad:0x40012000
|
|
group.long 0x0++0x3B
|
|
line.long 0x0 "STAT,status register"
|
|
bitfld.long 0x0 5. "ROVF,Regular data register overflow" "0,1"
|
|
bitfld.long 0x0 4. "STRC,Start flag of regular channel group" "0,1"
|
|
bitfld.long 0x0 3. "STIC,Start flag of inserted channel group" "0,1"
|
|
bitfld.long 0x0 2. "EOIC,End of inserted group conversion flag" "0,1"
|
|
bitfld.long 0x0 1. "EOC,End of group conversion flag" "0,1"
|
|
bitfld.long 0x0 0. "WDE,Analog watchdog event flag" "0,1"
|
|
line.long 0x4 "CTL0,control register 0"
|
|
bitfld.long 0x4 26. "ROVFIE,Interrupt enable for ROVF" "0,1"
|
|
bitfld.long 0x4 24.--25. "DRES,ADC data resolution" "0,1,2,3"
|
|
bitfld.long 0x4 23. "RWDEN,Regular channel analog watchdog enable" "0,1"
|
|
bitfld.long 0x4 22. "IWDEN,Inserted channel analog watchdog enable" "0,1"
|
|
bitfld.long 0x4 13.--15. "DISNUM,Number of conversions in discontinuous mode" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 12. "DISIC,Discontinuous mode on inserted channels" "0,1"
|
|
bitfld.long 0x4 11. "DISRC,Discontinuous mode on regular" "0,1"
|
|
bitfld.long 0x4 10. "ICA,Inserted channel group convert automatically" "0,1"
|
|
bitfld.long 0x4 9. "WDSC,When in scan mode analog watchdog is effective on a single channel" "0,1"
|
|
bitfld.long 0x4 8. "SM,Scan mode" "0,1"
|
|
bitfld.long 0x4 7. "EOICIE,Interrupt enable for EOIC" "0,1"
|
|
bitfld.long 0x4 6. "WDEIE,Analog watchdog WDE" "0,1"
|
|
newline
|
|
bitfld.long 0x4 5. "EOCIE,Interrupt enable for EOC" "0,1"
|
|
hexmask.long.byte 0x4 0.--4. 1. "WDCHSEL,Analog watchdog channel select"
|
|
line.long 0x8 "CTL1,control register 1"
|
|
bitfld.long 0x8 30. "SWRCST,Software start on regular channel" "0,1"
|
|
bitfld.long 0x8 28.--29. "ETMRC,External trigger mode for regular channel" "0,1,2,3"
|
|
hexmask.long.byte 0x8 24.--27. 1. "ETSRC,External trigger select for regular channel"
|
|
bitfld.long 0x8 22. "SWICST,Software start on inserted channel" "0,1"
|
|
bitfld.long 0x8 20.--21. "ETMIC,External trigger mode for inserted channel" "0,1,2,3"
|
|
hexmask.long.byte 0x8 16.--19. 1. "ETSIC,External trigger select for inserted channel"
|
|
bitfld.long 0x8 11. "DAL,Data alignment" "0,1"
|
|
bitfld.long 0x8 10. "EOCM,End of conversion mode" "0,1"
|
|
bitfld.long 0x8 9. "DDM,DMA disable mode" "0,1"
|
|
bitfld.long 0x8 8. "DMA,DMA request enable" "0,1"
|
|
bitfld.long 0x8 3. "RSTCLB,Reset calibration" "0,1"
|
|
bitfld.long 0x8 2. "CLB,ADC calibration" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "CTN,Continuous mode" "0,1"
|
|
bitfld.long 0x8 0. "ADCON,ADC on" "0,1"
|
|
line.long 0xC "SAMPT0,Sample time register 0"
|
|
bitfld.long 0xC 24.--26. "SPT18,Channel 18 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 21.--23. "SPT17,Channel 17 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 18.--20. "SPT16,Channel 16 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 15.--17. "SPT15,Channel 15 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 12.--14. "SPT14,Channel 14 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 9.--11. "SPT13,Channel 13 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 6.--8. "SPT12,Channel 12 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 3.--5. "SPT11,Channel 11 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 0.--2. "SPT10,Channel 10 sample time" "0,1,2,3,4,5,6,7"
|
|
line.long 0x10 "SAMPT1,Sample time register 1"
|
|
bitfld.long 0x10 27.--29. "SPT9,Channel 9 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 24.--26. "SPT8,Channel 8 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 21.--23. "SPT7,Channel 7 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 18.--20. "SPT6,Channel 6 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 15.--17. "SPT5,Channel 5 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 12.--14. "SPT4,Channel 4 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 9.--11. "SPT3,Channel 3 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 6.--8. "SPT2,Channel 2 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 3.--5. "SPT1,Channel 1 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 0.--2. "SPT0,Channel 0 sample time" "0,1,2,3,4,5,6,7"
|
|
line.long 0x14 "IOFF0,Inserted channel data offset register"
|
|
hexmask.long.word 0x14 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x18 "IOFF1,Inserted channel data offset register"
|
|
hexmask.long.word 0x18 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x1C "IOFF2,Inserted channel data offset register"
|
|
hexmask.long.word 0x1C 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x20 "IOFF3,Inserted channel data offset register"
|
|
hexmask.long.word 0x20 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x24 "WDHT,watchdog higher threshold"
|
|
hexmask.long.word 0x24 0.--11. 1. "WDHT,Analog watchdog higher"
|
|
line.long 0x28 "WDLT,watchdog lower threshold"
|
|
hexmask.long.word 0x28 0.--11. 1. "WDLT,Analog watchdog lower"
|
|
line.long 0x2C "RSQ0,regular sequence register 0"
|
|
hexmask.long.byte 0x2C 20.--23. 1. "RL,Regular channel group"
|
|
hexmask.long.byte 0x2C 15.--19. 1. "RSQ15,16th conversion in regular"
|
|
hexmask.long.byte 0x2C 10.--14. 1. "RSQ14,15th conversion in regular"
|
|
hexmask.long.byte 0x2C 5.--9. 1. "RSQ13,14th conversion in regular"
|
|
hexmask.long.byte 0x2C 0.--4. 1. "RSQ12,13th conversion in regular"
|
|
line.long 0x30 "RSQ1,regular sequence register 1"
|
|
hexmask.long.byte 0x30 25.--29. 1. "RSQ11,12th conversion in regular"
|
|
hexmask.long.byte 0x30 20.--24. 1. "RSQ10,11th conversion in regular"
|
|
hexmask.long.byte 0x30 15.--19. 1. "RSQ9,10th conversion in regular"
|
|
hexmask.long.byte 0x30 10.--14. 1. "RSQ8,9th conversion in regular"
|
|
hexmask.long.byte 0x30 5.--9. 1. "RSQ7,8th conversion in regular"
|
|
hexmask.long.byte 0x30 0.--4. 1. "RSQ6,7th conversion in regular"
|
|
line.long 0x34 "RSQ2,regular sequence register 2"
|
|
hexmask.long.byte 0x34 25.--29. 1. "RSQ5,6th conversion in regular"
|
|
hexmask.long.byte 0x34 20.--24. 1. "RSQ4,5th conversion in regular"
|
|
hexmask.long.byte 0x34 15.--19. 1. "RSQ3,4th conversion in regular"
|
|
hexmask.long.byte 0x34 10.--14. 1. "RSQ2,3rd conversion in regular"
|
|
hexmask.long.byte 0x34 5.--9. 1. "RSQ1,2nd conversion in regular"
|
|
hexmask.long.byte 0x34 0.--4. 1. "RSQ0,1st conversion in regular"
|
|
line.long 0x38 "ISQ,Inserted sequence register"
|
|
bitfld.long 0x38 20.--21. "IL,Inserted channel group length" "0,1,2,3"
|
|
hexmask.long.byte 0x38 15.--19. 1. "ISQ3,4th conversion in inserted"
|
|
hexmask.long.byte 0x38 10.--14. 1. "ISQ2,3rd conversion in inserted"
|
|
hexmask.long.byte 0x38 5.--9. 1. "ISQ1,2nd conversion in inserted"
|
|
hexmask.long.byte 0x38 0.--4. 1. "ISQ0,1st conversion in inserted"
|
|
rgroup.long 0x3C++0x13
|
|
line.long 0x0 "IDATA0,Inserted data register 0"
|
|
hexmask.long.word 0x0 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x4 "IDATA1,Inserted data register 1"
|
|
hexmask.long.word 0x4 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x8 "IDATA2,Inserted data register 2"
|
|
hexmask.long.word 0x8 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0xC "IDATA3,Inserted data register 3"
|
|
hexmask.long.word 0xC 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x10 "RDATA,regular data register"
|
|
hexmask.long.word 0x10 0.--15. 1. "RDATA,Regular channel data"
|
|
rgroup.long 0x80++0x3
|
|
line.long 0x0 "OVSAMPCTL,Oversample control register"
|
|
bitfld.long 0x0 9. "TOVS,Triggered Oversampling" "0,1"
|
|
hexmask.long.byte 0x0 5.--8. 1. "OVSS,Oversampling shift"
|
|
bitfld.long 0x0 2.--4. "OVSR,Oversampling ratio" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "OVSEN,Oversampling Enable" "0,1"
|
|
tree.end
|
|
tree "ADC1"
|
|
base ad:0x40012100
|
|
group.long 0x0++0x3B
|
|
line.long 0x0 "STAT,status register"
|
|
bitfld.long 0x0 5. "ROVF,Regular data register overflow" "0,1"
|
|
bitfld.long 0x0 4. "STRC,Start flag of regular channel group" "0,1"
|
|
bitfld.long 0x0 3. "STIC,Start flag of inserted channel group" "0,1"
|
|
bitfld.long 0x0 2. "EOIC,End of inserted group conversion flag" "0,1"
|
|
bitfld.long 0x0 1. "EOC,End of group conversion flag" "0,1"
|
|
bitfld.long 0x0 0. "WDE,Analog watchdog event flag" "0,1"
|
|
line.long 0x4 "CTL0,control register 0"
|
|
bitfld.long 0x4 26. "ROVFIE,Interrupt enable for ROVF" "0,1"
|
|
bitfld.long 0x4 24.--25. "DRES,ADC data resolution" "0,1,2,3"
|
|
bitfld.long 0x4 23. "RWDEN,Regular channel analog watchdog enable" "0,1"
|
|
bitfld.long 0x4 22. "IWDEN,Inserted channel analog watchdog enable" "0,1"
|
|
bitfld.long 0x4 13.--15. "DISNUM,Number of conversions in discontinuous mode" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 12. "DISIC,Discontinuous mode on inserted channels" "0,1"
|
|
bitfld.long 0x4 11. "DISRC,Discontinuous mode on regular" "0,1"
|
|
bitfld.long 0x4 10. "ICA,Inserted channel group convert automatically" "0,1"
|
|
bitfld.long 0x4 9. "WDSC,When in scan mode analog watchdog is effective on a single channel" "0,1"
|
|
bitfld.long 0x4 8. "SM,Scan mode" "0,1"
|
|
bitfld.long 0x4 7. "EOICIE,Interrupt enable for EOIC" "0,1"
|
|
bitfld.long 0x4 6. "WDEIE,Analog watchdog WDE" "0,1"
|
|
newline
|
|
bitfld.long 0x4 5. "EOCIE,Interrupt enable for EOC" "0,1"
|
|
hexmask.long.byte 0x4 0.--4. 1. "WDCHSEL,Analog watchdog channel select"
|
|
line.long 0x8 "CTL1,control register 1"
|
|
bitfld.long 0x8 30. "SWRCST,Software start on regular channel" "0,1"
|
|
bitfld.long 0x8 28.--29. "ETMRC,External trigger mode for regular channel" "0,1,2,3"
|
|
hexmask.long.byte 0x8 24.--27. 1. "ETSRC,External trigger select for regular channel"
|
|
bitfld.long 0x8 22. "SWICST,Software start on inserted channel" "0,1"
|
|
bitfld.long 0x8 20.--21. "ETMIC,External trigger mode for inserted channel" "0,1,2,3"
|
|
hexmask.long.byte 0x8 16.--19. 1. "ETSIC,External trigger select for inserted channel"
|
|
bitfld.long 0x8 11. "DAL,Data alignment" "0,1"
|
|
bitfld.long 0x8 10. "EOCM,End of conversion mode" "0,1"
|
|
bitfld.long 0x8 9. "DDM,DMA disable mode" "0,1"
|
|
bitfld.long 0x8 8. "DMA,DMA request enable" "0,1"
|
|
bitfld.long 0x8 3. "RSTCLB,Reset calibration" "0,1"
|
|
bitfld.long 0x8 2. "CLB,ADC calibration" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "CTN,Continuous mode" "0,1"
|
|
bitfld.long 0x8 0. "ADCON,ADC on" "0,1"
|
|
line.long 0xC "SAMPT0,Sample time register 0"
|
|
bitfld.long 0xC 24.--26. "SPT18,Channel 18 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 21.--23. "SPT17,Channel 17 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 18.--20. "SPT16,Channel 16 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 15.--17. "SPT15,Channel 15 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 12.--14. "SPT14,Channel 14 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 9.--11. "SPT13,Channel 13 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 6.--8. "SPT12,Channel 12 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 3.--5. "SPT11,Channel 11 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 0.--2. "SPT10,Channel 10 sample time" "0,1,2,3,4,5,6,7"
|
|
line.long 0x10 "SAMPT1,Sample time register 1"
|
|
bitfld.long 0x10 27.--29. "SPT9,Channel 9 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 24.--26. "SPT8,Channel 8 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 21.--23. "SPT7,Channel 7 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 18.--20. "SPT6,Channel 6 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 15.--17. "SPT5,Channel 5 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 12.--14. "SPT4,Channel 4 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 9.--11. "SPT3,Channel 3 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 6.--8. "SPT2,Channel 2 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 3.--5. "SPT1,Channel 1 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 0.--2. "SPT0,Channel 0 sample time" "0,1,2,3,4,5,6,7"
|
|
line.long 0x14 "IOFF0,Inserted channel data offset register"
|
|
hexmask.long.word 0x14 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x18 "IOFF1,Inserted channel data offset register"
|
|
hexmask.long.word 0x18 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x1C "IOFF2,Inserted channel data offset register"
|
|
hexmask.long.word 0x1C 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x20 "IOFF3,Inserted channel data offset register"
|
|
hexmask.long.word 0x20 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x24 "WDHT,watchdog higher threshold"
|
|
hexmask.long.word 0x24 0.--11. 1. "WDHT,Analog watchdog higher"
|
|
line.long 0x28 "WDLT,watchdog lower threshold"
|
|
hexmask.long.word 0x28 0.--11. 1. "WDLT,Analog watchdog lower"
|
|
line.long 0x2C "RSQ0,regular sequence register 0"
|
|
hexmask.long.byte 0x2C 20.--23. 1. "RL,Regular channel group"
|
|
hexmask.long.byte 0x2C 15.--19. 1. "RSQ15,16th conversion in regular"
|
|
hexmask.long.byte 0x2C 10.--14. 1. "RSQ14,15th conversion in regular"
|
|
hexmask.long.byte 0x2C 5.--9. 1. "RSQ13,14th conversion in regular"
|
|
hexmask.long.byte 0x2C 0.--4. 1. "RSQ12,13th conversion in regular"
|
|
line.long 0x30 "RSQ1,regular sequence register 1"
|
|
hexmask.long.byte 0x30 25.--29. 1. "RSQ11,12th conversion in regular"
|
|
hexmask.long.byte 0x30 20.--24. 1. "RSQ10,11th conversion in regular"
|
|
hexmask.long.byte 0x30 15.--19. 1. "RSQ9,10th conversion in regular"
|
|
hexmask.long.byte 0x30 10.--14. 1. "RSQ8,9th conversion in regular"
|
|
hexmask.long.byte 0x30 5.--9. 1. "RSQ7,8th conversion in regular"
|
|
hexmask.long.byte 0x30 0.--4. 1. "RSQ6,7th conversion in regular"
|
|
line.long 0x34 "RSQ2,regular sequence register 2"
|
|
hexmask.long.byte 0x34 25.--29. 1. "RSQ5,6th conversion in regular"
|
|
hexmask.long.byte 0x34 20.--24. 1. "RSQ4,5th conversion in regular"
|
|
hexmask.long.byte 0x34 15.--19. 1. "RSQ3,4th conversion in regular"
|
|
hexmask.long.byte 0x34 10.--14. 1. "RSQ2,3rd conversion in regular"
|
|
hexmask.long.byte 0x34 5.--9. 1. "RSQ1,2nd conversion in regular"
|
|
hexmask.long.byte 0x34 0.--4. 1. "RSQ0,1st conversion in regular"
|
|
line.long 0x38 "ISQ,Inserted sequence register"
|
|
bitfld.long 0x38 20.--21. "IL,Inserted channel group length" "0,1,2,3"
|
|
hexmask.long.byte 0x38 15.--19. 1. "ISQ3,4th conversion in inserted"
|
|
hexmask.long.byte 0x38 10.--14. 1. "ISQ2,3rd conversion in inserted"
|
|
hexmask.long.byte 0x38 5.--9. 1. "ISQ1,2nd conversion in inserted"
|
|
hexmask.long.byte 0x38 0.--4. 1. "ISQ0,1st conversion in inserted"
|
|
rgroup.long 0x3C++0x13
|
|
line.long 0x0 "IDATA0,Inserted data register 0"
|
|
hexmask.long.word 0x0 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x4 "IDATA1,Inserted data register 1"
|
|
hexmask.long.word 0x4 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x8 "IDATA2,Inserted data register 2"
|
|
hexmask.long.word 0x8 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0xC "IDATA3,Inserted data register 3"
|
|
hexmask.long.word 0xC 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x10 "RDATA,regular data register"
|
|
hexmask.long.word 0x10 0.--15. 1. "RDATA,Regular channel data"
|
|
rgroup.long 0x80++0x3
|
|
line.long 0x0 "OVSAMPCTL,Oversample control register"
|
|
bitfld.long 0x0 9. "TOVS,Triggered Oversampling" "0,1"
|
|
hexmask.long.byte 0x0 5.--8. 1. "OVSS,Oversampling shift"
|
|
bitfld.long 0x0 2.--4. "OVSR,Oversampling ratio" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "OVSEN,Oversampling Enable" "0,1"
|
|
tree.end
|
|
tree "ADC2"
|
|
base ad:0x40012200
|
|
group.long 0x0++0x3B
|
|
line.long 0x0 "STAT,status register"
|
|
bitfld.long 0x0 5. "ROVF,Regular data register overflow" "0,1"
|
|
bitfld.long 0x0 4. "STRC,Start flag of regular channel group" "0,1"
|
|
bitfld.long 0x0 3. "STIC,Start flag of inserted channel group" "0,1"
|
|
bitfld.long 0x0 2. "EOIC,End of inserted group conversion flag" "0,1"
|
|
bitfld.long 0x0 1. "EOC,End of group conversion flag" "0,1"
|
|
bitfld.long 0x0 0. "WDE,Analog watchdog event flag" "0,1"
|
|
line.long 0x4 "CTL0,control register 0"
|
|
bitfld.long 0x4 26. "ROVFIE,Interrupt enable for ROVF" "0,1"
|
|
bitfld.long 0x4 24.--25. "DRES,ADC data resolution" "0,1,2,3"
|
|
bitfld.long 0x4 23. "RWDEN,Regular channel analog watchdog enable" "0,1"
|
|
bitfld.long 0x4 22. "IWDEN,Inserted channel analog watchdog enable" "0,1"
|
|
bitfld.long 0x4 13.--15. "DISNUM,Number of conversions in discontinuous mode" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 12. "DISIC,Discontinuous mode on inserted channels" "0,1"
|
|
bitfld.long 0x4 11. "DISRC,Discontinuous mode on regular" "0,1"
|
|
bitfld.long 0x4 10. "ICA,Inserted channel group convert automatically" "0,1"
|
|
bitfld.long 0x4 9. "WDSC,When in scan mode analog watchdog is effective on a single channel" "0,1"
|
|
bitfld.long 0x4 8. "SM,Scan mode" "0,1"
|
|
bitfld.long 0x4 7. "EOICIE,Interrupt enable for EOIC" "0,1"
|
|
bitfld.long 0x4 6. "WDEIE,Analog watchdog WDE" "0,1"
|
|
newline
|
|
bitfld.long 0x4 5. "EOCIE,Interrupt enable for EOC" "0,1"
|
|
hexmask.long.byte 0x4 0.--4. 1. "WDCHSEL,Analog watchdog channel select"
|
|
line.long 0x8 "CTL1,control register 1"
|
|
bitfld.long 0x8 30. "SWRCST,Software start on regular channel" "0,1"
|
|
bitfld.long 0x8 28.--29. "ETMRC,External trigger mode for regular channel" "0,1,2,3"
|
|
hexmask.long.byte 0x8 24.--27. 1. "ETSRC,External trigger select for regular channel"
|
|
bitfld.long 0x8 22. "SWICST,Software start on inserted channel" "0,1"
|
|
bitfld.long 0x8 20.--21. "ETMIC,External trigger mode for inserted channel" "0,1,2,3"
|
|
hexmask.long.byte 0x8 16.--19. 1. "ETSIC,External trigger select for inserted channel"
|
|
bitfld.long 0x8 11. "DAL,Data alignment" "0,1"
|
|
bitfld.long 0x8 10. "EOCM,End of conversion mode" "0,1"
|
|
bitfld.long 0x8 9. "DDM,DMA disable mode" "0,1"
|
|
bitfld.long 0x8 8. "DMA,DMA request enable" "0,1"
|
|
bitfld.long 0x8 3. "RSTCLB,Reset calibration" "0,1"
|
|
bitfld.long 0x8 2. "CLB,ADC calibration" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "CTN,Continuous mode" "0,1"
|
|
bitfld.long 0x8 0. "ADCON,ADC on" "0,1"
|
|
line.long 0xC "SAMPT0,Sample time register 0"
|
|
bitfld.long 0xC 24.--26. "SPT18,Channel 18 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 21.--23. "SPT17,Channel 17 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 18.--20. "SPT16,Channel 16 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 15.--17. "SPT15,Channel 15 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 12.--14. "SPT14,Channel 14 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 9.--11. "SPT13,Channel 13 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 6.--8. "SPT12,Channel 12 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 3.--5. "SPT11,Channel 11 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xC 0.--2. "SPT10,Channel 10 sample time" "0,1,2,3,4,5,6,7"
|
|
line.long 0x10 "SAMPT1,Sample time register 1"
|
|
bitfld.long 0x10 27.--29. "SPT9,Channel 9 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 24.--26. "SPT8,Channel 8 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 21.--23. "SPT7,Channel 7 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 18.--20. "SPT6,Channel 6 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 15.--17. "SPT5,Channel 5 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 12.--14. "SPT4,Channel 4 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 9.--11. "SPT3,Channel 3 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 6.--8. "SPT2,Channel 2 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 3.--5. "SPT1,Channel 1 sample time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 0.--2. "SPT0,Channel 0 sample time" "0,1,2,3,4,5,6,7"
|
|
line.long 0x14 "IOFF0,Inserted channel data offset register"
|
|
hexmask.long.word 0x14 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x18 "IOFF1,Inserted channel data offset register"
|
|
hexmask.long.word 0x18 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x1C "IOFF2,Inserted channel data offset register"
|
|
hexmask.long.word 0x1C 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x20 "IOFF3,Inserted channel data offset register"
|
|
hexmask.long.word 0x20 0.--11. 1. "IOFF,Data offset for inserted channel"
|
|
line.long 0x24 "WDHT,watchdog higher threshold"
|
|
hexmask.long.word 0x24 0.--11. 1. "WDHT,Analog watchdog higher"
|
|
line.long 0x28 "WDLT,watchdog lower threshold"
|
|
hexmask.long.word 0x28 0.--11. 1. "WDLT,Analog watchdog lower"
|
|
line.long 0x2C "RSQ0,regular sequence register 0"
|
|
hexmask.long.byte 0x2C 20.--23. 1. "RL,Regular channel group"
|
|
hexmask.long.byte 0x2C 15.--19. 1. "RSQ15,16th conversion in regular"
|
|
hexmask.long.byte 0x2C 10.--14. 1. "RSQ14,15th conversion in regular"
|
|
hexmask.long.byte 0x2C 5.--9. 1. "RSQ13,14th conversion in regular"
|
|
hexmask.long.byte 0x2C 0.--4. 1. "RSQ12,13th conversion in regular"
|
|
line.long 0x30 "RSQ1,regular sequence register 1"
|
|
hexmask.long.byte 0x30 25.--29. 1. "RSQ11,12th conversion in regular"
|
|
hexmask.long.byte 0x30 20.--24. 1. "RSQ10,11th conversion in regular"
|
|
hexmask.long.byte 0x30 15.--19. 1. "RSQ9,10th conversion in regular"
|
|
hexmask.long.byte 0x30 10.--14. 1. "RSQ8,9th conversion in regular"
|
|
hexmask.long.byte 0x30 5.--9. 1. "RSQ7,8th conversion in regular"
|
|
hexmask.long.byte 0x30 0.--4. 1. "RSQ6,7th conversion in regular"
|
|
line.long 0x34 "RSQ2,regular sequence register 2"
|
|
hexmask.long.byte 0x34 25.--29. 1. "RSQ5,6th conversion in regular"
|
|
hexmask.long.byte 0x34 20.--24. 1. "RSQ4,5th conversion in regular"
|
|
hexmask.long.byte 0x34 15.--19. 1. "RSQ3,4th conversion in regular"
|
|
hexmask.long.byte 0x34 10.--14. 1. "RSQ2,3rd conversion in regular"
|
|
hexmask.long.byte 0x34 5.--9. 1. "RSQ1,2nd conversion in regular"
|
|
hexmask.long.byte 0x34 0.--4. 1. "RSQ0,1st conversion in regular"
|
|
line.long 0x38 "ISQ,Inserted sequence register"
|
|
bitfld.long 0x38 20.--21. "IL,Inserted channel group length" "0,1,2,3"
|
|
hexmask.long.byte 0x38 15.--19. 1. "ISQ3,4th conversion in inserted"
|
|
hexmask.long.byte 0x38 10.--14. 1. "ISQ2,3rd conversion in inserted"
|
|
hexmask.long.byte 0x38 5.--9. 1. "ISQ1,2nd conversion in inserted"
|
|
hexmask.long.byte 0x38 0.--4. 1. "ISQ0,1st conversion in inserted"
|
|
rgroup.long 0x3C++0x13
|
|
line.long 0x0 "IDATA0,Inserted data register 0"
|
|
hexmask.long.word 0x0 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x4 "IDATA1,Inserted data register 1"
|
|
hexmask.long.word 0x4 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x8 "IDATA2,Inserted data register 2"
|
|
hexmask.long.word 0x8 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0xC "IDATA3,Inserted data register 3"
|
|
hexmask.long.word 0xC 0.--15. 1. "IDATAn,Inserted number n conversion data"
|
|
line.long 0x10 "RDATA,regular data register"
|
|
hexmask.long.word 0x10 0.--15. 1. "RDATA,Regular channel data"
|
|
rgroup.long 0x80++0x3
|
|
line.long 0x0 "OVSAMPCTL,Oversample control register"
|
|
bitfld.long 0x0 9. "TOVS,Triggered Oversampling" "0,1"
|
|
hexmask.long.byte 0x0 5.--8. 1. "OVSS,Oversampling shift"
|
|
bitfld.long 0x0 2.--4. "OVSR,Oversampling ratio" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "OVSEN,Oversampling Enable" "0,1"
|
|
tree.end
|
|
tree "ADC_Common"
|
|
base ad:0x40012300
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "SSTAT,summary status register"
|
|
bitfld.long 0x0 21. "ROVF2,This bit equals to the ROVF bit of ADC2" "0,1"
|
|
bitfld.long 0x0 20. "STRC2,This bit equals to the STRC bit of ADC2" "0,1"
|
|
bitfld.long 0x0 19. "STIC2,This bit equals to the STIC bit of ADC2" "0,1"
|
|
bitfld.long 0x0 18. "EOIC2,This bit equals to the EOIC bit of ADC2" "0,1"
|
|
bitfld.long 0x0 17. "EOC2,This bit equals to the EOC bit of ADC2" "0,1"
|
|
bitfld.long 0x0 16. "WDE2,This bit equals to the WDE bit of ADC2" "0,1"
|
|
bitfld.long 0x0 13. "ROVF1,This bit equals to the ROVF bit of ADC1" "0,1"
|
|
bitfld.long 0x0 12. "STRC1,This bit equals to the STRC bit of ADC1" "0,1"
|
|
bitfld.long 0x0 11. "STIC1,This bit equals to the STIC bit of ADC1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "EOIC1,This bit equals to the EOIC bit of ADC1" "0,1"
|
|
bitfld.long 0x0 9. "EOC1,This bit equals to the EOC bit of ADC1" "0,1"
|
|
bitfld.long 0x0 8. "WDE1,This bit equals to the WDE bit of ADC1" "0,1"
|
|
bitfld.long 0x0 5. "ROVF0,This bit equals to the ROVF bit of ADC0" "0,1"
|
|
bitfld.long 0x0 4. "STRC0,This bit equals to the STRC bit of ADC0" "0,1"
|
|
bitfld.long 0x0 3. "STIC0,This bit equals to the STIC bit of ADC0" "0,1"
|
|
bitfld.long 0x0 2. "EOIC0,This bit equals to the EOIC bit of ADC0" "0,1"
|
|
bitfld.long 0x0 1. "EOC0,This bit equals to the EOC bit of ADC0" "0,1"
|
|
bitfld.long 0x0 0. "WDE0,This bit equals to the WDE bit of ADC0" "0,1"
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "SYNCCTL,sync control register"
|
|
bitfld.long 0x0 23. "TSVREN,Channel 16 (temperature sensor) and 17 (internal reference voltage) enable of ADC0." "0,1"
|
|
bitfld.long 0x0 22. "VBATEN,Channel 18 (1/4 voltage of external battery) enable of ADC0." "0,1"
|
|
bitfld.long 0x0 16.--18. "ADCCK,ADC clock." "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 14.--15. "SYNCDMA,ADC sync DMA mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 13. "SYNCDDM,ADC sync DMA disable mode" "0,1"
|
|
hexmask.long.byte 0x0 8.--11. 1. "SYNCDLY,ADC sync delay"
|
|
hexmask.long.byte 0x0 0.--4. 1. "SYNCM,ADC sync mode"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "SYNCDATA,Sync regular data register"
|
|
hexmask.long.word 0x0 16.--31. 1. "SYNCDATA2,Regular data2 in ADC sync mode"
|
|
hexmask.long.word 0x0 0.--15. 1. "SYNCDATA1,Regular data1 in ADC sync mode"
|
|
tree.end
|
|
tree.end
|
|
tree "CAN (Controller Area Network)"
|
|
base ad:0x0
|
|
tree "CAN0"
|
|
base ad:0x40006400
|
|
group.long 0x0++0x2F
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 16. "DFZ,Debug freeze" "0,1"
|
|
bitfld.long 0x0 15. "SWRST,Software reset" "0,1"
|
|
bitfld.long 0x0 7. "TTC,Time-triggered communication" "0,1"
|
|
bitfld.long 0x0 6. "ABOR,Automatic Bus-Off recovery" "0,1"
|
|
bitfld.long 0x0 5. "AWU,Automatic wakeup" "0,1"
|
|
bitfld.long 0x0 4. "ARD,Automatic retransmission disable" "0,1"
|
|
bitfld.long 0x0 3. "RFOD,Rx FIFO overwrite disable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "TFO,Tx FIFO order" "0,1"
|
|
bitfld.long 0x0 1. "SLPWMOD,Sleep working mode" "0,1"
|
|
bitfld.long 0x0 0. "IWMOD,Initial working mode" "0,1"
|
|
line.long 0x4 "STAT,Status register"
|
|
rbitfld.long 0x4 11. "RXL,RX level" "0,1"
|
|
rbitfld.long 0x4 10. "LASTRX,Last sample value of RX pin" "0,1"
|
|
rbitfld.long 0x4 9. "RS,Receiving state" "0,1"
|
|
rbitfld.long 0x4 8. "TS,Transmitting state" "0,1"
|
|
bitfld.long 0x4 4. "SLPIF,Status change interrupt flag of entering sleep working mode" "0,1"
|
|
bitfld.long 0x4 3. "WUIF,Status change interrupt flag of waking up from sleep working mode" "0,1"
|
|
bitfld.long 0x4 2. "ERRIF,Error interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x4 1. "SLPWS,Sleep working state" "0,1"
|
|
rbitfld.long 0x4 0. "IWS,Initial working state" "0,1"
|
|
line.long 0x8 "TSTAT,Transmit status register"
|
|
rbitfld.long 0x8 31. "TMLS2,Transmit mailbox 2 last sending in Tx FIFO" "0,1"
|
|
rbitfld.long 0x8 30. "TMLS1,Transmit mailbox 1 last sending in Tx FIFO" "0,1"
|
|
rbitfld.long 0x8 29. "TMLS0,Transmit mailbox 0 last sending in Tx FIFO" "0,1"
|
|
rbitfld.long 0x8 28. "TME2,Transmit mailbox 2 empty" "0,1"
|
|
rbitfld.long 0x8 27. "TME1,Transmit mailbox 1 empty" "0,1"
|
|
rbitfld.long 0x8 26. "TME0,Transmit mailbox 0 empty" "0,1"
|
|
rbitfld.long 0x8 24.--25. "NUM,These bits are the number of the Tx FIFO mailbox in which the frame will be transmitted if at least one mailbox is empty." "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 23. "MST2,Mailbox 2 stop transmitting" "0,1"
|
|
bitfld.long 0x8 19. "MTE2,Mailbox 2 transmit error" "0,1"
|
|
bitfld.long 0x8 18. "MAL2,Mailbox 2 arbitration lost" "0,1"
|
|
bitfld.long 0x8 17. "MTFNERR2,Mailbox 2 transmit finished with no error" "0,1"
|
|
bitfld.long 0x8 16. "MTF2,Mailbox 2 transmit finished" "0,1"
|
|
bitfld.long 0x8 15. "MST1,Mailbox 1 stop transmitting" "0,1"
|
|
bitfld.long 0x8 11. "MTE1,Mailbox 1 transmit error" "0,1"
|
|
newline
|
|
bitfld.long 0x8 10. "MAL1,Mailbox 1 arbitration lost" "0,1"
|
|
bitfld.long 0x8 9. "MTFNERR1,Mailbox 1 transmit finished with no error" "0,1"
|
|
bitfld.long 0x8 8. "MTF1,Mailbox 1 transmit finished" "0,1"
|
|
bitfld.long 0x8 7. "MST0,Mailbox 0 stop transmitting" "0,1"
|
|
bitfld.long 0x8 3. "MTE0,Mailbox 0 transmit error" "0,1"
|
|
bitfld.long 0x8 2. "MAL0,Mailbox 0 arbitration lost" "0,1"
|
|
bitfld.long 0x8 1. "MTFNERR0,Mailbox 0 transmit finished with no error" "0,1"
|
|
newline
|
|
bitfld.long 0x8 0. "MTF0,Mailbox 0 transmit finished" "0,1"
|
|
line.long 0xC "RFIFO0,Receive message FIFO0 register"
|
|
bitfld.long 0xC 5. "RFD0,Rx FIFO0 dequeue" "0,1"
|
|
bitfld.long 0xC 4. "RFO0,Rx FIFO0 overfull" "0,1"
|
|
bitfld.long 0xC 3. "RFF0,Rx FIFO0 full" "0,1"
|
|
rbitfld.long 0xC 0.--1. "RFL0,Rx FIFO0 length" "0,1,2,3"
|
|
line.long 0x10 "RFIFO1,Receive message FIFO1 register"
|
|
bitfld.long 0x10 5. "RFD1,Rx FIFO1 dequeue" "0,1"
|
|
bitfld.long 0x10 4. "RFO1,Rx FIFO1 overfull" "0,1"
|
|
bitfld.long 0x10 3. "RFF1,Rx FIFO1 full" "0,1"
|
|
rbitfld.long 0x10 0.--1. "RFL1,Rx FIFO1 length" "0,1,2,3"
|
|
line.long 0x14 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x14 17. "SLPWIE,Sleep working interrupt enable" "0,1"
|
|
bitfld.long 0x14 16. "WIE,Wakeup interrupt enable" "0,1"
|
|
bitfld.long 0x14 15. "ERRIE,Error interrupt enable" "0,1"
|
|
bitfld.long 0x14 11. "ERRNIE,Error number interrupt enable" "0,1"
|
|
bitfld.long 0x14 10. "BOIE,Bus-Off interrupt enable" "0,1"
|
|
bitfld.long 0x14 9. "PERRIE,Passive error interrupt enable" "0,1"
|
|
bitfld.long 0x14 8. "WERRIE,Warning error interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x14 6. "RFOIE1,Rx FIFO1 overfull interrupt enable" "0,1"
|
|
bitfld.long 0x14 5. "RFFIE1,Rx FIFO1 full interrupt enable" "0,1"
|
|
bitfld.long 0x14 4. "RFNEIE1,Rx FIFO1 not empty interrupt enable" "0,1"
|
|
bitfld.long 0x14 3. "RFOIE0,Rx FIFO0 overfull interrupt enable" "0,1"
|
|
bitfld.long 0x14 2. "RFFIE0,Rx FIFO0 full interrupt enable" "0,1"
|
|
bitfld.long 0x14 1. "RFNEIE0,Rx FIFO0 not empty interrupt enable" "0,1"
|
|
bitfld.long 0x14 0. "TMEIE,Transmit mailbox empty interrupt enable" "0,1"
|
|
line.long 0x18 "ERR,Error register"
|
|
hexmask.long.byte 0x18 24.--31. 1. "RECNT,Receive error count defined by the CAN standard"
|
|
hexmask.long.byte 0x18 16.--23. 1. "TECNT,Transmit error count defined by the CAN standard"
|
|
bitfld.long 0x18 4.--6. "ERRN,Error number" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x18 2. "BOERR,Bus-Off error" "0,1"
|
|
rbitfld.long 0x18 1. "PERR,Passive error" "0,1"
|
|
rbitfld.long 0x18 0. "WERR,Warning error" "0,1"
|
|
line.long 0x1C "BT,Bit timing register"
|
|
bitfld.long 0x1C 31. "SCMOD,Silent communication mode" "0,1"
|
|
bitfld.long 0x1C 30. "LCMOD,Loopback communication mode" "0,1"
|
|
hexmask.long.byte 0x1C 24.--28. 1. "SJW,Resynchronization jump width"
|
|
bitfld.long 0x1C 20.--22. "BS2,Bit segment 2" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x1C 16.--19. 1. "BS1_0_3,Bit segment 1"
|
|
bitfld.long 0x1C 13.--14. "BS2_3_4,Bits 4:3 of BS2" "?,?,?,?"
|
|
bitfld.long 0x1C 10.--12. "BS1_4_6,Bits 6:4 of BS1" "?,?,?,?,?,?,6: 4 of BS1,?"
|
|
newline
|
|
hexmask.long.word 0x1C 0.--9. 1. "BAUDPSC,Baud rate prescaler"
|
|
line.long 0x20 "FDCTL,FD control register"
|
|
bitfld.long 0x20 6. "ESIMOD,Error state indicator mode" "0,1"
|
|
bitfld.long 0x20 5. "TDCMOD,Transmitter delay compensation mode" "0,1"
|
|
bitfld.long 0x20 4. "TDCEN,Transmitter delay compensation enable" "0,1"
|
|
bitfld.long 0x20 3. "NISO,ISO/Bosch" "0,1"
|
|
bitfld.long 0x20 2. "PRED,Protocol exception event detection disable" "0,1"
|
|
bitfld.long 0x20 0. "FDEN,FD operation enable" "0,1"
|
|
line.long 0x24 "FDSTAT,FD status register"
|
|
bitfld.long 0x24 16. "PRE,Protocol exception event" "0,1"
|
|
hexmask.long.byte 0x24 0.--6. 1. "TDCV,Transmitter delay compensation value"
|
|
line.long 0x28 "FDTDC,FD transmitter delay compensation register"
|
|
hexmask.long.byte 0x28 8.--14. 1. "TDCO,Transmitter delay compensation offset"
|
|
hexmask.long.byte 0x28 0.--6. 1. "TDCF,Transmitter delay compensation filter"
|
|
line.long 0x2C "DBT,Date Bit timing register"
|
|
bitfld.long 0x2C 24.--25. "DSJW,Resynchronization jump width" "0,1,2,3"
|
|
bitfld.long 0x2C 20.--22. "DBS2,Bit segment 2" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x2C 16.--19. 1. "DBS1,Bit segment 1"
|
|
hexmask.long.word 0x2C 0.--9. 1. "DBAUDPSC,Baud rate prescaler"
|
|
group.long 0x180++0x3
|
|
line.long 0x0 "TMI0,Transmit mailbox identifier regist 0"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transmit enable" "0,1"
|
|
group.long 0x190++0x3
|
|
line.long 0x0 "TMI1,Transmit mailbox identifier regist 1"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transmit enable" "0,1"
|
|
group.long 0x1A0++0x3
|
|
line.long 0x0 "TMI2,Transmit mailbox identifier regist 2"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transmit enable" "0,1"
|
|
group.long 0x184++0x3
|
|
line.long 0x0 "TMP0,Transmit mailbox property regist 0"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
bitfld.long 0x0 8. "TSEN,Time stamp enable" "0,1"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
group.long 0x194++0x3
|
|
line.long 0x0 "TMP1,Transmit mailbox property regist 1"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
bitfld.long 0x0 8. "TSEN,Time stamp enable" "0,1"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
group.long 0x1A4++0x3
|
|
line.long 0x0 "TMP2,Transmit mailbox property regist 2"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
bitfld.long 0x0 8. "TSEN,Time stamp enable" "0,1"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
group.long 0x188++0x3
|
|
line.long 0x0 "TMDATA00,Transmit mailbox data0 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
group.long 0x198++0x3
|
|
line.long 0x0 "TMDATA01,Transmit mailbox data0 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
group.long 0x1A8++0x3
|
|
line.long 0x0 "TMDATA02,Transmit mailbox data0 regist 2"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
group.long 0x18C++0x3
|
|
line.long 0x0 "TMDATA10,Transmit mailbox data1 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
group.long 0x19C++0x3
|
|
line.long 0x0 "TMDATA11,Transmit mailbox data1 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
group.long 0x1AC++0x3
|
|
line.long 0x0 "TMDATA12,Transmit mailbox data1 regist 2"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
rgroup.long 0x1B0++0x3
|
|
line.long 0x0 "RFIFOMI0,Rx FIFO mailbox identifier regist 0"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
rgroup.long 0x1C0++0x3
|
|
line.long 0x0 "RFIFOMI1,Rx FIFO mailbox identifier regist 1"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
rgroup.long 0x1B4++0x3
|
|
line.long 0x0 "RFIFOMP0,Rx FIFO mailbox property regist 0"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
hexmask.long.byte 0x0 8.--15. 1. "FI,Filtering index"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
rgroup.long 0x1C4++0x3
|
|
line.long 0x0 "RFIFOMP1,Rx FIFO mailbox property regist 1"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
hexmask.long.byte 0x0 8.--15. 1. "FI,Filtering index"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
rgroup.long 0x1B8++0x3
|
|
line.long 0x0 "RFIFOMDATA00,Rx FIFO mailbox data0 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
rgroup.long 0x1C8++0x3
|
|
line.long 0x0 "RFIFOMDATA01,Rx FIFO mailbox data0 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
rgroup.long 0x1BC++0x3
|
|
line.long 0x0 "RFIFOMDATA10,Rx FIFO mailbox data1 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
rgroup.long 0x1CC++0x3
|
|
line.long 0x0 "RFIFOMDATA11,Rx FIFO mailbox data1 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
group.long 0x200++0x7
|
|
line.long 0x0 "FCTL,Filter control register"
|
|
hexmask.long.byte 0x0 8.--13. 1. "HBC1F,Header bank of CAN1 filter"
|
|
bitfld.long 0x0 0. "FLD,Filter lock disable" "0,1"
|
|
line.long 0x4 "FMCFG,Filter mode configuration register"
|
|
bitfld.long 0x4 27. "FMOD27,Filter mode" "0,1"
|
|
bitfld.long 0x4 26. "FMOD26,Filter mode" "0,1"
|
|
bitfld.long 0x4 25. "FMOD25,Filter mode" "0,1"
|
|
bitfld.long 0x4 24. "FMOD24,Filter mode" "0,1"
|
|
bitfld.long 0x4 23. "FMOD23,Filter mode" "0,1"
|
|
bitfld.long 0x4 22. "FMOD22,Filter mode" "0,1"
|
|
bitfld.long 0x4 21. "FMOD21,Filter mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 20. "FMOD20,Filter mode" "0,1"
|
|
bitfld.long 0x4 19. "FMOD19,Filter mode" "0,1"
|
|
bitfld.long 0x4 18. "FMOD18,Filter mode" "0,1"
|
|
bitfld.long 0x4 17. "FMOD17,Filter mode" "0,1"
|
|
bitfld.long 0x4 16. "FMOD16,Filter mode" "0,1"
|
|
bitfld.long 0x4 15. "FMOD15,Filter mode" "0,1"
|
|
bitfld.long 0x4 14. "FMOD14,Filter mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 13. "FMOD13,Filter mode" "0,1"
|
|
bitfld.long 0x4 12. "FMOD12,Filter mode" "0,1"
|
|
bitfld.long 0x4 11. "FMOD11,Filter mode" "0,1"
|
|
bitfld.long 0x4 10. "FMOD10,Filter mode" "0,1"
|
|
bitfld.long 0x4 9. "FMOD9,Filter mode" "0,1"
|
|
bitfld.long 0x4 8. "FMOD8,Filter mode" "0,1"
|
|
bitfld.long 0x4 7. "FMOD7,Filter mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 6. "FMOD6,Filter mode" "0,1"
|
|
bitfld.long 0x4 5. "FMOD5,Filter mode" "0,1"
|
|
bitfld.long 0x4 4. "FMOD4,Filter mode" "0,1"
|
|
bitfld.long 0x4 3. "FMOD3,Filter mode" "0,1"
|
|
bitfld.long 0x4 2. "FMOD2,Filter mode" "0,1"
|
|
bitfld.long 0x4 1. "FMOD1,Filter mode" "0,1"
|
|
bitfld.long 0x4 0. "FMOD0,Filter mode" "0,1"
|
|
group.long 0x20C++0x3
|
|
line.long 0x0 "FSCFG,Filter scale configuration register"
|
|
bitfld.long 0x0 27. "FS27,Filter scale" "0,1"
|
|
bitfld.long 0x0 26. "FS26,Filter scale" "0,1"
|
|
bitfld.long 0x0 25. "FS25,Filter scale" "0,1"
|
|
bitfld.long 0x0 24. "FS24,Filter scale" "0,1"
|
|
bitfld.long 0x0 23. "FS23,Filter scale" "0,1"
|
|
bitfld.long 0x0 22. "FS22,Filter scale" "0,1"
|
|
bitfld.long 0x0 21. "FS21,Filter scale" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "FS20,Filter scale" "0,1"
|
|
bitfld.long 0x0 19. "FS19,Filter scale" "0,1"
|
|
bitfld.long 0x0 18. "FS18,Filter scale" "0,1"
|
|
bitfld.long 0x0 17. "FS17,Filter scale" "0,1"
|
|
bitfld.long 0x0 16. "FS16,Filter scale" "0,1"
|
|
bitfld.long 0x0 15. "FS15,Filter scale" "0,1"
|
|
bitfld.long 0x0 14. "FS14,Filter scale" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "FS13,Filter scale" "0,1"
|
|
bitfld.long 0x0 12. "FS12,Filter scale" "0,1"
|
|
bitfld.long 0x0 11. "FS11,Filter scale" "0,1"
|
|
bitfld.long 0x0 10. "FS10,Filter scale" "0,1"
|
|
bitfld.long 0x0 9. "FS9,Filter scale" "0,1"
|
|
bitfld.long 0x0 8. "FS8,Filter scale" "0,1"
|
|
bitfld.long 0x0 7. "FS7,Filter scale" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FS6,Filter scale" "0,1"
|
|
bitfld.long 0x0 5. "FS5,Filter scale" "0,1"
|
|
bitfld.long 0x0 4. "FS4,Filter scale" "0,1"
|
|
bitfld.long 0x0 3. "FS3,Filter scale" "0,1"
|
|
bitfld.long 0x0 2. "FS2,Filter scale" "0,1"
|
|
bitfld.long 0x0 1. "FS1,Filter scale" "0,1"
|
|
bitfld.long 0x0 0. "FS0,Filter scale" "0,1"
|
|
group.long 0x214++0x3
|
|
line.long 0x0 "FAFIFO,Filter associated FIFO register"
|
|
bitfld.long 0x0 27. "FAF27,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 26. "FAF26,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 25. "FAF25,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 24. "FAF24,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 23. "FAF23,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 22. "FAF22,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 21. "FAF21,Filter associated FIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "FAF20,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 19. "FAF19,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 18. "FAF18,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 17. "FAF17,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 16. "FAF16,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 15. "FAF15,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 14. "FAF14,Filter associated FIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "FAF13,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 12. "FAF12,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 11. "FAF11,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 10. "FAF10,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 9. "FAF9,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 8. "FAF8,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 7. "FAF7,Filter associated FIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FAF6,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 5. "FAF5,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 4. "FAF4,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 3. "FAF3,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 2. "FAF2,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 1. "FAF1,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 0. "FAF0,Filter associated FIFO" "0,1"
|
|
group.long 0x21C++0x3
|
|
line.long 0x0 "FW,Filter working register"
|
|
bitfld.long 0x0 27. "FW27,Filter working" "0,1"
|
|
bitfld.long 0x0 26. "FW26,Filter working" "0,1"
|
|
bitfld.long 0x0 25. "FW25,Filter working" "0,1"
|
|
bitfld.long 0x0 24. "FW24,Filter working" "0,1"
|
|
bitfld.long 0x0 23. "FW23,Filter working" "0,1"
|
|
bitfld.long 0x0 22. "FW22,Filter working" "0,1"
|
|
bitfld.long 0x0 21. "FW21,Filter working" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "FW20,Filter working" "0,1"
|
|
bitfld.long 0x0 19. "FW19,Filter working" "0,1"
|
|
bitfld.long 0x0 18. "FW18,Filter working" "0,1"
|
|
bitfld.long 0x0 17. "FW17,Filter working" "0,1"
|
|
bitfld.long 0x0 16. "FW16,Filter working" "0,1"
|
|
bitfld.long 0x0 15. "FW15,Filter working" "0,1"
|
|
bitfld.long 0x0 14. "FW14,Filter working" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "FW13,Filter working" "0,1"
|
|
bitfld.long 0x0 12. "FW12,Filter working" "0,1"
|
|
bitfld.long 0x0 11. "FW11,Filter working" "0,1"
|
|
bitfld.long 0x0 10. "FW10,Filter working" "0,1"
|
|
bitfld.long 0x0 9. "FW9,Filter working" "0,1"
|
|
bitfld.long 0x0 8. "FW8,Filter working" "0,1"
|
|
bitfld.long 0x0 7. "FW7,Filter working" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FW6,Filter working" "0,1"
|
|
bitfld.long 0x0 5. "FW5,Filter working" "0,1"
|
|
bitfld.long 0x0 4. "FW4,Filter working" "0,1"
|
|
bitfld.long 0x0 3. "FW3,Filter working" "0,1"
|
|
bitfld.long 0x0 2. "FW2,Filter working" "0,1"
|
|
bitfld.long 0x0 1. "FW1,Filter working" "0,1"
|
|
bitfld.long 0x0 0. "FW0,Filter working" "0,1"
|
|
group.long 0x240++0xDF
|
|
line.long 0x0 "F0DATA0,Filter 0 data 0 register"
|
|
bitfld.long 0x0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x4 "F0DATA1,Filter 0 data 1 register"
|
|
bitfld.long 0x4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x8 "F1DATA0,Filter 1 data 0 register"
|
|
bitfld.long 0x8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC "F1DATA1,Filter 1 data 1 register"
|
|
bitfld.long 0xC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x10 "F2DATA0,Filter 2 data 0 register"
|
|
bitfld.long 0x10 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x10 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x10 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x10 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x10 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x10 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x10 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x10 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x10 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x10 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x10 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x10 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x10 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x10 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x10 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x10 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x10 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x10 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x10 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x10 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x10 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x10 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x10 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x10 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x10 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x10 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x10 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x10 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x14 "F2DATA1,Filter 2 data 1 register"
|
|
bitfld.long 0x14 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x14 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x14 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x14 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x14 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x14 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x14 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x14 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x14 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x14 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x14 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x14 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x14 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x14 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x14 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x14 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x14 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x14 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x14 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x14 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x14 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x14 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x14 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x14 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x14 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x14 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x14 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x14 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x18 "F3DATA0,Filter 3 data 0 register"
|
|
bitfld.long 0x18 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x18 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x18 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x18 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x18 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x18 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x18 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x18 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x18 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x18 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x18 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x18 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x18 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x18 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x18 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x18 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x18 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x18 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x18 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x18 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x18 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x18 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x18 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x18 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x18 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x18 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x18 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x18 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x1C "F3DATA1,Filter 3 data 1 register"
|
|
bitfld.long 0x1C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x1C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x1C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x1C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x1C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x1C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x1C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x1C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x1C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x1C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x1C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x1C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x1C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x1C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x1C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x1C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x1C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x1C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x1C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x1C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x1C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x1C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x1C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x1C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x1C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x1C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x1C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x1C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x20 "F4DATA0,Filter 4 data 0 register"
|
|
bitfld.long 0x20 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x20 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x20 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x20 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x20 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x20 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x20 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x20 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x20 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x20 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x20 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x20 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x20 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x20 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x20 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x20 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x20 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x20 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x20 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x20 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x20 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x20 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x20 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x20 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x20 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x20 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x20 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x20 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x24 "F4DATA1,Filter 4 data 1 register"
|
|
bitfld.long 0x24 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x24 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x24 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x24 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x24 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x24 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x24 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x24 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x24 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x24 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x24 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x24 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x24 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x24 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x24 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x24 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x24 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x24 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x24 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x24 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x24 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x24 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x24 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x24 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x24 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x24 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x24 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x24 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x28 "F5DATA0,Filter 5 data 0 register"
|
|
bitfld.long 0x28 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x28 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x28 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x28 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x28 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x28 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x28 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x28 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x28 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x28 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x28 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x28 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x28 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x28 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x28 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x28 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x28 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x28 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x28 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x28 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x28 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x28 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x28 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x28 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x28 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x28 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x28 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x28 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x2C "F5DATA1,Filter 5 data 1 register"
|
|
bitfld.long 0x2C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x2C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x2C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x2C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x2C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x2C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x2C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x2C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x2C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x2C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x2C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x2C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x2C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x2C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x2C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x2C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x2C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x2C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x2C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x2C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x2C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x2C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x2C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x2C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x2C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x2C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x2C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x2C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x30 "F6DATA0,Filter 6 data 0 register"
|
|
bitfld.long 0x30 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x30 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x30 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x30 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x30 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x30 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x30 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x30 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x30 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x30 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x30 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x30 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x30 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x30 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x30 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x30 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x30 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x30 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x30 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x30 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x30 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x30 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x30 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x30 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x30 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x30 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x30 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x30 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x34 "F6DATA1,Filter 6 data 1 register"
|
|
bitfld.long 0x34 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x34 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x34 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x34 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x34 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x34 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x34 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x34 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x34 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x34 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x34 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x34 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x34 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x34 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x34 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x34 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x34 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x34 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x34 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x34 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x34 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x34 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x34 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x34 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x34 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x34 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x34 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x34 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x38 "F7DATA0,Filter 7 data 0 register"
|
|
bitfld.long 0x38 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x38 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x38 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x38 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x38 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x38 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x38 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x38 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x38 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x38 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x38 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x38 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x38 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x38 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x38 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x38 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x38 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x38 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x38 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x38 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x38 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x38 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x38 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x38 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x38 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x38 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x38 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x38 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x3C "F7DATA1,Filter 7 data 1 register"
|
|
bitfld.long 0x3C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x3C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x3C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x3C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x3C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x3C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x3C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x3C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x3C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x3C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x3C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x3C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x3C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x3C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x3C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x3C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x3C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x3C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x3C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x3C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x3C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x3C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x3C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x3C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x3C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x3C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x3C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x3C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x40 "F8DATA0,Filter 8 data 0 register"
|
|
bitfld.long 0x40 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x40 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x40 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x40 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x40 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x40 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x40 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x40 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x40 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x40 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x40 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x40 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x40 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x40 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x40 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x40 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x40 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x40 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x40 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x40 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x40 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x40 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x40 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x40 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x40 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x40 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x40 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x40 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x44 "F8DATA1,Filter 8 data 1 register"
|
|
bitfld.long 0x44 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x44 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x44 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x44 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x44 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x44 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x44 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x44 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x44 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x44 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x44 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x44 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x44 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x44 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x44 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x44 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x44 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x44 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x44 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x44 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x44 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x44 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x44 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x44 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x44 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x44 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x44 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x44 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x48 "F9DATA0,Filter 9 data 0 register"
|
|
bitfld.long 0x48 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x48 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x48 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x48 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x48 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x48 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x48 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x48 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x48 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x48 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x48 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x48 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x48 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x48 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x48 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x48 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x48 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x48 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x48 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x48 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x48 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x48 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x48 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x48 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x48 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x48 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x48 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x48 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x4C "F9DATA1,Filter 9 data 1 register"
|
|
bitfld.long 0x4C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x4C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x4C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x4C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x4C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x4C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x4C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x4C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x4C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x4C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x4C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x4C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x4C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x4C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x4C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x4C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x4C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x4C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x4C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x4C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x4C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x4C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x4C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x4C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x4C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x4C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x4C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x4C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x50 "F10DATA0,Filter 10 data 0 register"
|
|
bitfld.long 0x50 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x50 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x50 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x50 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x50 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x50 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x50 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x50 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x50 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x50 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x50 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x50 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x50 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x50 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x50 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x50 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x50 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x50 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x50 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x50 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x50 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x50 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x50 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x50 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x50 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x50 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x50 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x50 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x54 "F10DATA1,Filter 10 data 1 register"
|
|
bitfld.long 0x54 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x54 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x54 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x54 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x54 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x54 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x54 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x54 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x54 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x54 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x54 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x54 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x54 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x54 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x54 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x54 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x54 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x54 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x54 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x54 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x54 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x54 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x54 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x54 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x54 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x54 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x54 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x54 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x58 "F11DATA0,Filter 11 data 0 register"
|
|
bitfld.long 0x58 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x58 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x58 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x58 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x58 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x58 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x58 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x58 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x58 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x58 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x58 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x58 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x58 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x58 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x58 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x58 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x58 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x58 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x58 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x58 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x58 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x58 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x58 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x58 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x58 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x58 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x58 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x58 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x5C "F11DATA1,Filter 11 data 1 register"
|
|
bitfld.long 0x5C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x5C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x5C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x5C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x5C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x5C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x5C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x5C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x5C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x5C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x5C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x5C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x5C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x5C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x5C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x5C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x5C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x5C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x5C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x5C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x5C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x5C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x5C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x5C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x5C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x5C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x5C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x5C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x60 "F12DATA0,Filter 12 data 0 register"
|
|
bitfld.long 0x60 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x60 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x60 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x60 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x60 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x60 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x60 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x60 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x60 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x60 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x60 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x60 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x60 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x60 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x60 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x60 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x60 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x60 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x60 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x60 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x60 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x60 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x60 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x60 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x60 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x60 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x60 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x60 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x64 "F12DATA1,Filter 12 data 1 register"
|
|
bitfld.long 0x64 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x64 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x64 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x64 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x64 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x64 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x64 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x64 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x64 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x64 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x64 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x64 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x64 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x64 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x64 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x64 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x64 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x64 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x64 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x64 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x64 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x64 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x64 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x64 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x64 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x64 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x64 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x64 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x68 "F13DATA0,Filter 13 data 0 register"
|
|
bitfld.long 0x68 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x68 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x68 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x68 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x68 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x68 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x68 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x68 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x68 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x68 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x68 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x68 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x68 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x68 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x68 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x68 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x68 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x68 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x68 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x68 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x68 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x68 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x68 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x68 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x68 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x68 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x68 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x68 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x6C "F13DATA1,Filter 13 data 1 register"
|
|
bitfld.long 0x6C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x6C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x6C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x6C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x6C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x6C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x6C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x6C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x6C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x6C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x6C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x6C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x6C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x6C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x6C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x6C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x6C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x6C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x6C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x6C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x6C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x6C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x6C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x6C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x6C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x6C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x6C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x6C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x70 "F14DATA0,Filter 14 data 0 register"
|
|
bitfld.long 0x70 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x70 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x70 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x70 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x70 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x70 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x70 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x70 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x70 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x70 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x70 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x70 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x70 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x70 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x70 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x70 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x70 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x70 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x70 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x70 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x70 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x70 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x70 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x70 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x70 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x70 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x70 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x70 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x74 "F14DATA1,Filter 14 data 1 register"
|
|
bitfld.long 0x74 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x74 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x74 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x74 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x74 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x74 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x74 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x74 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x74 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x74 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x74 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x74 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x74 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x74 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x74 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x74 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x74 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x74 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x74 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x74 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x74 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x74 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x74 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x74 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x74 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x74 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x74 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x74 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x78 "F15DATA0,Filter 15 data 0 register"
|
|
bitfld.long 0x78 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x78 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x78 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x78 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x78 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x78 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x78 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x78 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x78 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x78 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x78 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x78 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x78 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x78 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x78 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x78 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x78 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x78 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x78 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x78 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x78 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x78 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x78 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x78 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x78 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x78 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x78 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x78 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x7C "F15DATA1,Filter 15 data 1 register"
|
|
bitfld.long 0x7C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x7C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x7C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x7C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x7C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x7C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x7C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x7C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x7C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x7C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x7C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x7C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x7C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x7C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x7C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x7C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x7C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x7C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x7C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x7C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x7C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x7C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x7C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x7C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x7C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x7C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x7C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x7C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x80 "F16DATA0,Filter 16 data 0 register"
|
|
bitfld.long 0x80 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x80 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x80 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x80 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x80 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x80 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x80 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x80 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x80 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x80 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x80 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x80 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x80 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x80 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x80 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x80 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x80 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x80 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x80 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x80 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x80 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x80 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x80 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x80 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x80 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x80 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x80 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x80 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x84 "F16DATA1,Filter 16 data 1 register"
|
|
bitfld.long 0x84 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x84 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x84 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x84 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x84 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x84 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x84 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x84 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x84 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x84 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x84 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x84 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x84 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x84 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x84 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x84 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x84 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x84 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x84 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x84 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x84 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x84 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x84 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x84 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x84 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x84 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x84 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x84 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x88 "F17DATA0,Filter 17 data 0 register"
|
|
bitfld.long 0x88 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x88 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x88 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x88 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x88 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x88 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x88 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x88 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x88 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x88 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x88 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x88 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x88 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x88 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x88 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x88 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x88 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x88 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x88 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x88 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x88 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x88 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x88 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x88 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x88 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x88 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x88 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x88 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x8C "F17DATA1,Filter 17 data 1 register"
|
|
bitfld.long 0x8C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x8C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x8C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x8C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x8C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x8C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x8C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x8C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x8C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x8C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x8C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x8C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x8C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x8C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x8C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x8C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x8C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x8C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x8C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x8C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x8C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x8C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x8C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x8C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x8C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x8C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x8C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x8C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x90 "F18DATA0,Filter 18 data 0 register"
|
|
bitfld.long 0x90 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x90 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x90 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x90 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x90 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x90 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x90 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x90 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x90 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x90 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x90 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x90 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x90 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x90 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x90 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x90 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x90 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x90 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x90 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x90 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x90 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x90 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x90 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x90 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x90 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x90 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x90 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x90 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x94 "F18DATA1,Filter 18 data 1 register"
|
|
bitfld.long 0x94 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x94 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x94 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x94 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x94 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x94 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x94 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x94 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x94 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x94 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x94 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x94 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x94 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x94 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x94 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x94 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x94 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x94 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x94 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x94 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x94 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x94 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x94 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x94 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x94 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x94 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x94 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x94 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x98 "F19DATA0,Filter 19 data 0 register"
|
|
bitfld.long 0x98 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x98 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x98 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x98 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x98 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x98 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x98 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x98 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x98 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x98 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x98 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x98 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x98 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x98 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x98 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x98 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x98 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x98 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x98 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x98 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x98 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x98 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x98 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x98 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x98 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x98 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x98 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x98 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x9C "F19DATA1,Filter 19 data 1 register"
|
|
bitfld.long 0x9C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x9C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x9C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x9C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x9C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x9C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x9C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x9C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x9C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x9C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x9C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x9C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x9C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x9C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x9C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x9C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x9C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x9C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x9C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x9C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x9C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x9C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x9C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x9C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x9C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x9C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x9C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x9C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xA0 "F20DATA0,Filter 20 data 0 register"
|
|
bitfld.long 0xA0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xA0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xA0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xA0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xA0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xA0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xA0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xA0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xA0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xA0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xA0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xA0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xA0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xA0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xA0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xA0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xA0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xA0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xA0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xA0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xA0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xA0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xA0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xA0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xA0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xA0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xA0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xA0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xA4 "F20DATA1,Filter 20 data 1 register"
|
|
bitfld.long 0xA4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xA4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xA4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xA4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xA4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xA4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xA4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xA4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xA4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xA4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xA4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xA4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xA4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xA4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xA4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xA4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xA4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xA4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xA4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xA4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xA4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xA4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xA4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xA4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xA4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xA4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xA4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xA4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xA8 "F21DATA0,Filter 21 data 0 register"
|
|
bitfld.long 0xA8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xA8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xA8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xA8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xA8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xA8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xA8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xA8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xA8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xA8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xA8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xA8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xA8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xA8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xA8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xA8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xA8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xA8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xA8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xA8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xA8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xA8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xA8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xA8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xA8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xA8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xA8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xA8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xAC "F21DATA1,Filter 21 data 1 register"
|
|
bitfld.long 0xAC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xAC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xAC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xAC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xAC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xAC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xAC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xAC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xAC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xAC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xAC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xAC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xAC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xAC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xAC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xAC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xAC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xAC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xAC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xAC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xAC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xAC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xAC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xAC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xAC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xAC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xAC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xAC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xB0 "F22DATA0,Filter 22 data 0 register"
|
|
bitfld.long 0xB0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xB0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xB0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xB0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xB0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xB0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xB0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xB0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xB0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xB0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xB0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xB0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xB0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xB0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xB0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xB0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xB0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xB0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xB0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xB0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xB0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xB0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xB0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xB0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xB0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xB0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xB0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xB0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xB4 "F22DATA1,Filter 22 data 1 register"
|
|
bitfld.long 0xB4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xB4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xB4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xB4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xB4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xB4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xB4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xB4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xB4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xB4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xB4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xB4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xB4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xB4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xB4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xB4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xB4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xB4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xB4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xB4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xB4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xB4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xB4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xB4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xB4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xB4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xB4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xB4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xB8 "F23DATA0,Filter 23 data 0 register"
|
|
bitfld.long 0xB8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xB8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xB8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xB8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xB8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xB8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xB8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xB8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xB8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xB8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xB8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xB8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xB8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xB8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xB8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xB8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xB8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xB8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xB8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xB8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xB8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xB8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xB8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xB8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xB8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xB8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xB8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xB8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xBC "F23DATA1,Filter 23 data 1 register"
|
|
bitfld.long 0xBC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xBC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xBC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xBC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xBC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xBC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xBC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xBC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xBC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xBC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xBC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xBC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xBC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xBC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xBC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xBC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xBC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xBC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xBC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xBC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xBC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xBC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xBC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xBC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xBC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xBC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xBC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xBC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC0 "F24DATA0,Filter 24 data 0 register"
|
|
bitfld.long 0xC0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC4 "F24DATA1,Filter 24 data 1 register"
|
|
bitfld.long 0xC4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC8 "F25DATA0,Filter 25 data 0 register"
|
|
bitfld.long 0xC8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xCC "F25DATA1,Filter 25 data 1 register"
|
|
bitfld.long 0xCC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xCC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xCC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xCC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xCC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xCC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xCC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xCC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xCC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xCC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xCC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xCC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xCC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xCC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xCC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xCC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xCC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xCC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xCC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xCC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xCC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xCC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xCC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xCC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xCC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xCC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xCC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xCC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xD0 "F26DATA0,Filter 26 data 0 register"
|
|
bitfld.long 0xD0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xD0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xD0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xD0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xD0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xD0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xD0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xD0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xD0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xD0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xD0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xD0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xD0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xD0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xD0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xD0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xD0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xD0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xD0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xD0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xD0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xD0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xD0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xD0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xD0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xD0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xD0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xD0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xD4 "F26DATA1,Filter 26 data 1 register"
|
|
bitfld.long 0xD4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xD4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xD4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xD4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xD4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xD4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xD4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xD4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xD4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xD4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xD4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xD4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xD4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xD4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xD4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xD4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xD4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xD4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xD4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xD4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xD4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xD4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xD4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xD4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xD4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xD4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xD4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xD4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xD8 "F27DATA0,Filter 27 data 0 register"
|
|
bitfld.long 0xD8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xD8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xD8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xD8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xD8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xD8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xD8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xD8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xD8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xD8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xD8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xD8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xD8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xD8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xD8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xD8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xD8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xD8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xD8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xD8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xD8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xD8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xD8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xD8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xD8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xD8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xD8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xD8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xDC "F27DATA1,Filter 27 data 1 register"
|
|
bitfld.long 0xDC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xDC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xDC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xDC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xDC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xDC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xDC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xDC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xDC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xDC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xDC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xDC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xDC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xDC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xDC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xDC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xDC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xDC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xDC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xDC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xDC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xDC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xDC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xDC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xDC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xDC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xDC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xDC 0. "FD0,Filter bits" "0,1"
|
|
tree.end
|
|
tree "CAN1"
|
|
base ad:0x40006800
|
|
group.long 0x0++0x2F
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 16. "DFZ,Debug freeze" "0,1"
|
|
bitfld.long 0x0 15. "SWRST,Software reset" "0,1"
|
|
bitfld.long 0x0 7. "TTC,Time-triggered communication" "0,1"
|
|
bitfld.long 0x0 6. "ABOR,Automatic Bus-Off recovery" "0,1"
|
|
bitfld.long 0x0 5. "AWU,Automatic wakeup" "0,1"
|
|
bitfld.long 0x0 4. "ARD,Automatic retransmission disable" "0,1"
|
|
bitfld.long 0x0 3. "RFOD,Rx FIFO overwrite disable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "TFO,Tx FIFO order" "0,1"
|
|
bitfld.long 0x0 1. "SLPWMOD,Sleep working mode" "0,1"
|
|
bitfld.long 0x0 0. "IWMOD,Initial working mode" "0,1"
|
|
line.long 0x4 "STAT,Status register"
|
|
rbitfld.long 0x4 11. "RXL,RX level" "0,1"
|
|
rbitfld.long 0x4 10. "LASTRX,Last sample value of RX pin" "0,1"
|
|
rbitfld.long 0x4 9. "RS,Receiving state" "0,1"
|
|
rbitfld.long 0x4 8. "TS,Transmitting state" "0,1"
|
|
bitfld.long 0x4 4. "SLPIF,Status change interrupt flag of entering sleep working mode" "0,1"
|
|
bitfld.long 0x4 3. "WUIF,Status change interrupt flag of waking up from sleep working mode" "0,1"
|
|
bitfld.long 0x4 2. "ERRIF,Error interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x4 1. "SLPWS,Sleep working state" "0,1"
|
|
rbitfld.long 0x4 0. "IWS,Initial working state" "0,1"
|
|
line.long 0x8 "TSTAT,Transmit status register"
|
|
rbitfld.long 0x8 31. "TMLS2,Transmit mailbox 2 last sending in Tx FIFO" "0,1"
|
|
rbitfld.long 0x8 30. "TMLS1,Transmit mailbox 1 last sending in Tx FIFO" "0,1"
|
|
rbitfld.long 0x8 29. "TMLS0,Transmit mailbox 0 last sending in Tx FIFO" "0,1"
|
|
rbitfld.long 0x8 28. "TME2,Transmit mailbox 2 empty" "0,1"
|
|
rbitfld.long 0x8 27. "TME1,Transmit mailbox 1 empty" "0,1"
|
|
rbitfld.long 0x8 26. "TME0,Transmit mailbox 0 empty" "0,1"
|
|
rbitfld.long 0x8 24.--25. "NUM,These bits are the number of the Tx FIFO mailbox in which the frame will be transmitted if at least one mailbox is empty." "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 23. "MST2,Mailbox 2 stop transmitting" "0,1"
|
|
bitfld.long 0x8 19. "MTE2,Mailbox 2 transmit error" "0,1"
|
|
bitfld.long 0x8 18. "MAL2,Mailbox 2 arbitration lost" "0,1"
|
|
bitfld.long 0x8 17. "MTFNERR2,Mailbox 2 transmit finished with no error" "0,1"
|
|
bitfld.long 0x8 16. "MTF2,Mailbox 2 transmit finished" "0,1"
|
|
bitfld.long 0x8 15. "MST1,Mailbox 1 stop transmitting" "0,1"
|
|
bitfld.long 0x8 11. "MTE1,Mailbox 1 transmit error" "0,1"
|
|
newline
|
|
bitfld.long 0x8 10. "MAL1,Mailbox 1 arbitration lost" "0,1"
|
|
bitfld.long 0x8 9. "MTFNERR1,Mailbox 1 transmit finished with no error" "0,1"
|
|
bitfld.long 0x8 8. "MTF1,Mailbox 1 transmit finished" "0,1"
|
|
bitfld.long 0x8 7. "MST0,Mailbox 0 stop transmitting" "0,1"
|
|
bitfld.long 0x8 3. "MTE0,Mailbox 0 transmit error" "0,1"
|
|
bitfld.long 0x8 2. "MAL0,Mailbox 0 arbitration lost" "0,1"
|
|
bitfld.long 0x8 1. "MTFNERR0,Mailbox 0 transmit finished with no error" "0,1"
|
|
newline
|
|
bitfld.long 0x8 0. "MTF0,Mailbox 0 transmit finished" "0,1"
|
|
line.long 0xC "RFIFO0,Receive message FIFO0 register"
|
|
bitfld.long 0xC 5. "RFD0,Rx FIFO0 dequeue" "0,1"
|
|
bitfld.long 0xC 4. "RFO0,Rx FIFO0 overfull" "0,1"
|
|
bitfld.long 0xC 3. "RFF0,Rx FIFO0 full" "0,1"
|
|
rbitfld.long 0xC 0.--1. "RFL0,Rx FIFO0 length" "0,1,2,3"
|
|
line.long 0x10 "RFIFO1,Receive message FIFO1 register"
|
|
bitfld.long 0x10 5. "RFD1,Rx FIFO1 dequeue" "0,1"
|
|
bitfld.long 0x10 4. "RFO1,Rx FIFO1 overfull" "0,1"
|
|
bitfld.long 0x10 3. "RFF1,Rx FIFO1 full" "0,1"
|
|
rbitfld.long 0x10 0.--1. "RFL1,Rx FIFO1 length" "0,1,2,3"
|
|
line.long 0x14 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x14 17. "SLPWIE,Sleep working interrupt enable" "0,1"
|
|
bitfld.long 0x14 16. "WIE,Wakeup interrupt enable" "0,1"
|
|
bitfld.long 0x14 15. "ERRIE,Error interrupt enable" "0,1"
|
|
bitfld.long 0x14 11. "ERRNIE,Error number interrupt enable" "0,1"
|
|
bitfld.long 0x14 10. "BOIE,Bus-Off interrupt enable" "0,1"
|
|
bitfld.long 0x14 9. "PERRIE,Passive error interrupt enable" "0,1"
|
|
bitfld.long 0x14 8. "WERRIE,Warning error interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x14 6. "RFOIE1,Rx FIFO1 overfull interrupt enable" "0,1"
|
|
bitfld.long 0x14 5. "RFFIE1,Rx FIFO1 full interrupt enable" "0,1"
|
|
bitfld.long 0x14 4. "RFNEIE1,Rx FIFO1 not empty interrupt enable" "0,1"
|
|
bitfld.long 0x14 3. "RFOIE0,Rx FIFO0 overfull interrupt enable" "0,1"
|
|
bitfld.long 0x14 2. "RFFIE0,Rx FIFO0 full interrupt enable" "0,1"
|
|
bitfld.long 0x14 1. "RFNEIE0,Rx FIFO0 not empty interrupt enable" "0,1"
|
|
bitfld.long 0x14 0. "TMEIE,Transmit mailbox empty interrupt enable" "0,1"
|
|
line.long 0x18 "ERR,Error register"
|
|
hexmask.long.byte 0x18 24.--31. 1. "RECNT,Receive error count defined by the CAN standard"
|
|
hexmask.long.byte 0x18 16.--23. 1. "TECNT,Transmit error count defined by the CAN standard"
|
|
bitfld.long 0x18 4.--6. "ERRN,Error number" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x18 2. "BOERR,Bus-Off error" "0,1"
|
|
rbitfld.long 0x18 1. "PERR,Passive error" "0,1"
|
|
rbitfld.long 0x18 0. "WERR,Warning error" "0,1"
|
|
line.long 0x1C "BT,Bit timing register"
|
|
bitfld.long 0x1C 31. "SCMOD,Silent communication mode" "0,1"
|
|
bitfld.long 0x1C 30. "LCMOD,Loopback communication mode" "0,1"
|
|
hexmask.long.byte 0x1C 24.--28. 1. "SJW,Resynchronization jump width"
|
|
bitfld.long 0x1C 20.--22. "BS2,Bit segment 2" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x1C 16.--19. 1. "BS1_0_3,Bit segment 1"
|
|
bitfld.long 0x1C 13.--14. "BS2_3_4,Bits 4:3 of BS2" "?,?,?,?"
|
|
bitfld.long 0x1C 10.--12. "BS1_4_6,Bits 6:4 of BS1" "?,?,?,?,?,?,6: 4 of BS1,?"
|
|
newline
|
|
hexmask.long.word 0x1C 0.--9. 1. "BAUDPSC,Baud rate prescaler"
|
|
line.long 0x20 "FDCTL,FD control register"
|
|
bitfld.long 0x20 6. "ESIMOD,Error state indicator mode" "0,1"
|
|
bitfld.long 0x20 5. "TDCMOD,Transmitter delay compensation mode" "0,1"
|
|
bitfld.long 0x20 4. "TDCEN,Transmitter delay compensation enable" "0,1"
|
|
bitfld.long 0x20 3. "NISO,ISO/Bosch" "0,1"
|
|
bitfld.long 0x20 2. "PRED,Protocol exception event detection disable" "0,1"
|
|
bitfld.long 0x20 0. "FDEN,FD operation enable" "0,1"
|
|
line.long 0x24 "FDSTAT,FD status register"
|
|
bitfld.long 0x24 16. "PRE,Protocol exception event" "0,1"
|
|
hexmask.long.byte 0x24 0.--6. 1. "TDCV,Transmitter delay compensation value"
|
|
line.long 0x28 "FDTDC,FD transmitter delay compensation register"
|
|
hexmask.long.byte 0x28 8.--14. 1. "TDCO,Transmitter delay compensation offset"
|
|
hexmask.long.byte 0x28 0.--6. 1. "TDCF,Transmitter delay compensation filter"
|
|
line.long 0x2C "DBT,Date Bit timing register"
|
|
bitfld.long 0x2C 24.--25. "DSJW,Resynchronization jump width" "0,1,2,3"
|
|
bitfld.long 0x2C 20.--22. "DBS2,Bit segment 2" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x2C 16.--19. 1. "DBS1,Bit segment 1"
|
|
hexmask.long.word 0x2C 0.--9. 1. "DBAUDPSC,Baud rate prescaler"
|
|
group.long 0x180++0x3
|
|
line.long 0x0 "TMI0,Transmit mailbox identifier regist 0"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transmit enable" "0,1"
|
|
group.long 0x190++0x3
|
|
line.long 0x0 "TMI1,Transmit mailbox identifier regist 1"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transmit enable" "0,1"
|
|
group.long 0x1A0++0x3
|
|
line.long 0x0 "TMI2,Transmit mailbox identifier regist 2"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transmit enable" "0,1"
|
|
group.long 0x184++0x3
|
|
line.long 0x0 "TMP0,Transmit mailbox property regist 0"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
bitfld.long 0x0 8. "TSEN,Time stamp enable" "0,1"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
group.long 0x194++0x3
|
|
line.long 0x0 "TMP1,Transmit mailbox property regist 1"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
bitfld.long 0x0 8. "TSEN,Time stamp enable" "0,1"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
group.long 0x1A4++0x3
|
|
line.long 0x0 "TMP2,Transmit mailbox property regist 2"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
bitfld.long 0x0 8. "TSEN,Time stamp enable" "0,1"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
group.long 0x188++0x3
|
|
line.long 0x0 "TMDATA00,Transmit mailbox data0 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
group.long 0x198++0x3
|
|
line.long 0x0 "TMDATA01,Transmit mailbox data0 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
group.long 0x1A8++0x3
|
|
line.long 0x0 "TMDATA02,Transmit mailbox data0 regist 2"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
group.long 0x18C++0x3
|
|
line.long 0x0 "TMDATA10,Transmit mailbox data1 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
group.long 0x19C++0x3
|
|
line.long 0x0 "TMDATA11,Transmit mailbox data1 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
group.long 0x1AC++0x3
|
|
line.long 0x0 "TMDATA12,Transmit mailbox data1 regist 2"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
rgroup.long 0x1B0++0x3
|
|
line.long 0x0 "RFIFOMI0,Rx FIFO mailbox identifier regist 0"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
rgroup.long 0x1C0++0x3
|
|
line.long 0x0 "RFIFOMI1,Rx FIFO mailbox identifier regist 1"
|
|
hexmask.long.word 0x0 21.--31. 1. "SFID_EFID,The frame identifier"
|
|
hexmask.long.tbyte 0x0 3.--20. 1. "EFID,The frame identifier"
|
|
bitfld.long 0x0 2. "FF,Frame format" "0,1"
|
|
bitfld.long 0x0 1. "FT,Frame type" "0,1"
|
|
rgroup.long 0x1B4++0x3
|
|
line.long 0x0 "RFIFOMP0,Rx FIFO mailbox property regist 0"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
hexmask.long.byte 0x0 8.--15. 1. "FI,Filtering index"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
rgroup.long 0x1C4++0x3
|
|
line.long 0x0 "RFIFOMP1,Rx FIFO mailbox property regist 1"
|
|
hexmask.long.word 0x0 16.--31. 1. "TS,Time stamp"
|
|
hexmask.long.byte 0x0 8.--15. 1. "FI,Filtering index"
|
|
bitfld.long 0x0 7. "FDF,CAN FD frame flag" "0,1"
|
|
bitfld.long 0x0 5. "BRS,Bit rate of data switch" "0,1"
|
|
bitfld.long 0x0 4. "ESI,Error status indicator" "0,1"
|
|
hexmask.long.byte 0x0 0.--3. 1. "DLENC,Data length code"
|
|
rgroup.long 0x1B8++0x3
|
|
line.long 0x0 "RFIFOMDATA00,Rx FIFO mailbox data0 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
rgroup.long 0x1C8++0x3
|
|
line.long 0x0 "RFIFOMDATA01,Rx FIFO mailbox data0 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB3,Data byte 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB2,Data byte 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB1,Data byte 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB0,Data byte 0"
|
|
rgroup.long 0x1BC++0x3
|
|
line.long 0x0 "RFIFOMDATA10,Rx FIFO mailbox data1 regist 0"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
rgroup.long 0x1CC++0x3
|
|
line.long 0x0 "RFIFOMDATA11,Rx FIFO mailbox data1 regist 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DB7,Data byte 7"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DB6,Data byte 6"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DB5,Data byte 5"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DB4,Data byte 4"
|
|
group.long 0x200++0x7
|
|
line.long 0x0 "FCTL,Filter control register"
|
|
hexmask.long.byte 0x0 8.--13. 1. "HBC1F,Header bank of CAN1 filter"
|
|
bitfld.long 0x0 0. "FLD,Filter lock disable" "0,1"
|
|
line.long 0x4 "FMCFG,Filter mode configuration register"
|
|
bitfld.long 0x4 27. "FMOD27,Filter mode" "0,1"
|
|
bitfld.long 0x4 26. "FMOD26,Filter mode" "0,1"
|
|
bitfld.long 0x4 25. "FMOD25,Filter mode" "0,1"
|
|
bitfld.long 0x4 24. "FMOD24,Filter mode" "0,1"
|
|
bitfld.long 0x4 23. "FMOD23,Filter mode" "0,1"
|
|
bitfld.long 0x4 22. "FMOD22,Filter mode" "0,1"
|
|
bitfld.long 0x4 21. "FMOD21,Filter mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 20. "FMOD20,Filter mode" "0,1"
|
|
bitfld.long 0x4 19. "FMOD19,Filter mode" "0,1"
|
|
bitfld.long 0x4 18. "FMOD18,Filter mode" "0,1"
|
|
bitfld.long 0x4 17. "FMOD17,Filter mode" "0,1"
|
|
bitfld.long 0x4 16. "FMOD16,Filter mode" "0,1"
|
|
bitfld.long 0x4 15. "FMOD15,Filter mode" "0,1"
|
|
bitfld.long 0x4 14. "FMOD14,Filter mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 13. "FMOD13,Filter mode" "0,1"
|
|
bitfld.long 0x4 12. "FMOD12,Filter mode" "0,1"
|
|
bitfld.long 0x4 11. "FMOD11,Filter mode" "0,1"
|
|
bitfld.long 0x4 10. "FMOD10,Filter mode" "0,1"
|
|
bitfld.long 0x4 9. "FMOD9,Filter mode" "0,1"
|
|
bitfld.long 0x4 8. "FMOD8,Filter mode" "0,1"
|
|
bitfld.long 0x4 7. "FMOD7,Filter mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 6. "FMOD6,Filter mode" "0,1"
|
|
bitfld.long 0x4 5. "FMOD5,Filter mode" "0,1"
|
|
bitfld.long 0x4 4. "FMOD4,Filter mode" "0,1"
|
|
bitfld.long 0x4 3. "FMOD3,Filter mode" "0,1"
|
|
bitfld.long 0x4 2. "FMOD2,Filter mode" "0,1"
|
|
bitfld.long 0x4 1. "FMOD1,Filter mode" "0,1"
|
|
bitfld.long 0x4 0. "FMOD0,Filter mode" "0,1"
|
|
group.long 0x20C++0x3
|
|
line.long 0x0 "FSCFG,Filter scale configuration register"
|
|
bitfld.long 0x0 27. "FS27,Filter scale" "0,1"
|
|
bitfld.long 0x0 26. "FS26,Filter scale" "0,1"
|
|
bitfld.long 0x0 25. "FS25,Filter scale" "0,1"
|
|
bitfld.long 0x0 24. "FS24,Filter scale" "0,1"
|
|
bitfld.long 0x0 23. "FS23,Filter scale" "0,1"
|
|
bitfld.long 0x0 22. "FS22,Filter scale" "0,1"
|
|
bitfld.long 0x0 21. "FS21,Filter scale" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "FS20,Filter scale" "0,1"
|
|
bitfld.long 0x0 19. "FS19,Filter scale" "0,1"
|
|
bitfld.long 0x0 18. "FS18,Filter scale" "0,1"
|
|
bitfld.long 0x0 17. "FS17,Filter scale" "0,1"
|
|
bitfld.long 0x0 16. "FS16,Filter scale" "0,1"
|
|
bitfld.long 0x0 15. "FS15,Filter scale" "0,1"
|
|
bitfld.long 0x0 14. "FS14,Filter scale" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "FS13,Filter scale" "0,1"
|
|
bitfld.long 0x0 12. "FS12,Filter scale" "0,1"
|
|
bitfld.long 0x0 11. "FS11,Filter scale" "0,1"
|
|
bitfld.long 0x0 10. "FS10,Filter scale" "0,1"
|
|
bitfld.long 0x0 9. "FS9,Filter scale" "0,1"
|
|
bitfld.long 0x0 8. "FS8,Filter scale" "0,1"
|
|
bitfld.long 0x0 7. "FS7,Filter scale" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FS6,Filter scale" "0,1"
|
|
bitfld.long 0x0 5. "FS5,Filter scale" "0,1"
|
|
bitfld.long 0x0 4. "FS4,Filter scale" "0,1"
|
|
bitfld.long 0x0 3. "FS3,Filter scale" "0,1"
|
|
bitfld.long 0x0 2. "FS2,Filter scale" "0,1"
|
|
bitfld.long 0x0 1. "FS1,Filter scale" "0,1"
|
|
bitfld.long 0x0 0. "FS0,Filter scale" "0,1"
|
|
group.long 0x214++0x3
|
|
line.long 0x0 "FAFIFO,Filter associated FIFO register"
|
|
bitfld.long 0x0 27. "FAF27,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 26. "FAF26,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 25. "FAF25,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 24. "FAF24,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 23. "FAF23,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 22. "FAF22,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 21. "FAF21,Filter associated FIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "FAF20,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 19. "FAF19,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 18. "FAF18,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 17. "FAF17,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 16. "FAF16,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 15. "FAF15,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 14. "FAF14,Filter associated FIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "FAF13,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 12. "FAF12,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 11. "FAF11,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 10. "FAF10,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 9. "FAF9,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 8. "FAF8,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 7. "FAF7,Filter associated FIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FAF6,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 5. "FAF5,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 4. "FAF4,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 3. "FAF3,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 2. "FAF2,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 1. "FAF1,Filter associated FIFO" "0,1"
|
|
bitfld.long 0x0 0. "FAF0,Filter associated FIFO" "0,1"
|
|
group.long 0x21C++0x3
|
|
line.long 0x0 "FW,Filter working register"
|
|
bitfld.long 0x0 27. "FW27,Filter working" "0,1"
|
|
bitfld.long 0x0 26. "FW26,Filter working" "0,1"
|
|
bitfld.long 0x0 25. "FW25,Filter working" "0,1"
|
|
bitfld.long 0x0 24. "FW24,Filter working" "0,1"
|
|
bitfld.long 0x0 23. "FW23,Filter working" "0,1"
|
|
bitfld.long 0x0 22. "FW22,Filter working" "0,1"
|
|
bitfld.long 0x0 21. "FW21,Filter working" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "FW20,Filter working" "0,1"
|
|
bitfld.long 0x0 19. "FW19,Filter working" "0,1"
|
|
bitfld.long 0x0 18. "FW18,Filter working" "0,1"
|
|
bitfld.long 0x0 17. "FW17,Filter working" "0,1"
|
|
bitfld.long 0x0 16. "FW16,Filter working" "0,1"
|
|
bitfld.long 0x0 15. "FW15,Filter working" "0,1"
|
|
bitfld.long 0x0 14. "FW14,Filter working" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "FW13,Filter working" "0,1"
|
|
bitfld.long 0x0 12. "FW12,Filter working" "0,1"
|
|
bitfld.long 0x0 11. "FW11,Filter working" "0,1"
|
|
bitfld.long 0x0 10. "FW10,Filter working" "0,1"
|
|
bitfld.long 0x0 9. "FW9,Filter working" "0,1"
|
|
bitfld.long 0x0 8. "FW8,Filter working" "0,1"
|
|
bitfld.long 0x0 7. "FW7,Filter working" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FW6,Filter working" "0,1"
|
|
bitfld.long 0x0 5. "FW5,Filter working" "0,1"
|
|
bitfld.long 0x0 4. "FW4,Filter working" "0,1"
|
|
bitfld.long 0x0 3. "FW3,Filter working" "0,1"
|
|
bitfld.long 0x0 2. "FW2,Filter working" "0,1"
|
|
bitfld.long 0x0 1. "FW1,Filter working" "0,1"
|
|
bitfld.long 0x0 0. "FW0,Filter working" "0,1"
|
|
group.long 0x240++0xDF
|
|
line.long 0x0 "F0DATA0,Filter 0 data 0 register"
|
|
bitfld.long 0x0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x4 "F0DATA1,Filter 0 data 1 register"
|
|
bitfld.long 0x4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x8 "F1DATA0,Filter 1 data 0 register"
|
|
bitfld.long 0x8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC "F1DATA1,Filter 1 data 1 register"
|
|
bitfld.long 0xC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x10 "F2DATA0,Filter 2 data 0 register"
|
|
bitfld.long 0x10 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x10 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x10 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x10 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x10 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x10 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x10 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x10 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x10 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x10 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x10 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x10 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x10 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x10 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x10 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x10 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x10 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x10 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x10 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x10 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x10 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x10 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x10 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x10 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x10 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x10 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x10 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x10 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x10 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x14 "F2DATA1,Filter 2 data 1 register"
|
|
bitfld.long 0x14 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x14 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x14 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x14 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x14 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x14 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x14 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x14 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x14 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x14 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x14 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x14 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x14 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x14 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x14 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x14 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x14 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x14 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x14 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x14 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x14 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x14 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x14 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x14 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x14 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x14 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x14 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x14 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x14 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x18 "F3DATA0,Filter 3 data 0 register"
|
|
bitfld.long 0x18 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x18 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x18 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x18 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x18 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x18 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x18 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x18 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x18 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x18 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x18 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x18 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x18 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x18 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x18 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x18 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x18 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x18 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x18 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x18 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x18 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x18 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x18 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x18 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x18 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x18 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x18 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x18 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x18 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x1C "F3DATA1,Filter 3 data 1 register"
|
|
bitfld.long 0x1C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x1C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x1C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x1C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x1C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x1C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x1C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x1C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x1C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x1C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x1C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x1C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x1C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x1C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x1C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x1C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x1C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x1C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x1C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x1C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x1C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x1C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x1C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x1C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x1C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x1C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x1C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x1C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x20 "F4DATA0,Filter 4 data 0 register"
|
|
bitfld.long 0x20 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x20 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x20 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x20 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x20 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x20 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x20 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x20 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x20 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x20 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x20 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x20 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x20 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x20 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x20 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x20 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x20 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x20 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x20 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x20 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x20 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x20 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x20 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x20 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x20 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x20 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x20 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x20 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x20 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x24 "F4DATA1,Filter 4 data 1 register"
|
|
bitfld.long 0x24 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x24 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x24 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x24 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x24 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x24 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x24 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x24 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x24 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x24 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x24 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x24 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x24 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x24 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x24 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x24 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x24 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x24 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x24 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x24 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x24 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x24 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x24 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x24 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x24 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x24 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x24 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x24 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x24 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x28 "F5DATA0,Filter 5 data 0 register"
|
|
bitfld.long 0x28 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x28 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x28 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x28 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x28 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x28 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x28 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x28 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x28 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x28 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x28 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x28 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x28 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x28 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x28 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x28 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x28 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x28 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x28 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x28 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x28 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x28 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x28 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x28 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x28 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x28 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x28 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x28 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x28 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x2C "F5DATA1,Filter 5 data 1 register"
|
|
bitfld.long 0x2C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x2C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x2C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x2C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x2C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x2C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x2C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x2C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x2C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x2C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x2C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x2C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x2C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x2C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x2C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x2C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x2C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x2C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x2C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x2C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x2C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x2C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x2C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x2C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x2C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x2C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x2C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x2C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x2C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x30 "F6DATA0,Filter 6 data 0 register"
|
|
bitfld.long 0x30 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x30 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x30 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x30 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x30 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x30 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x30 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x30 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x30 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x30 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x30 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x30 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x30 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x30 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x30 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x30 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x30 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x30 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x30 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x30 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x30 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x30 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x30 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x30 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x30 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x30 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x30 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x30 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x30 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x34 "F6DATA1,Filter 6 data 1 register"
|
|
bitfld.long 0x34 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x34 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x34 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x34 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x34 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x34 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x34 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x34 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x34 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x34 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x34 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x34 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x34 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x34 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x34 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x34 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x34 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x34 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x34 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x34 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x34 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x34 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x34 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x34 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x34 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x34 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x34 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x34 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x34 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x38 "F7DATA0,Filter 7 data 0 register"
|
|
bitfld.long 0x38 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x38 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x38 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x38 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x38 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x38 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x38 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x38 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x38 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x38 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x38 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x38 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x38 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x38 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x38 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x38 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x38 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x38 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x38 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x38 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x38 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x38 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x38 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x38 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x38 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x38 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x38 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x38 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x38 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x3C "F7DATA1,Filter 7 data 1 register"
|
|
bitfld.long 0x3C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x3C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x3C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x3C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x3C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x3C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x3C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x3C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x3C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x3C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x3C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x3C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x3C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x3C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x3C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x3C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x3C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x3C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x3C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x3C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x3C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x3C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x3C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x3C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x3C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x3C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x3C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x3C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x3C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x40 "F8DATA0,Filter 8 data 0 register"
|
|
bitfld.long 0x40 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x40 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x40 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x40 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x40 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x40 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x40 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x40 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x40 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x40 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x40 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x40 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x40 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x40 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x40 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x40 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x40 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x40 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x40 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x40 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x40 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x40 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x40 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x40 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x40 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x40 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x40 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x40 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x40 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x44 "F8DATA1,Filter 8 data 1 register"
|
|
bitfld.long 0x44 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x44 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x44 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x44 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x44 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x44 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x44 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x44 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x44 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x44 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x44 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x44 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x44 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x44 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x44 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x44 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x44 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x44 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x44 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x44 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x44 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x44 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x44 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x44 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x44 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x44 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x44 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x44 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x44 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x48 "F9DATA0,Filter 9 data 0 register"
|
|
bitfld.long 0x48 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x48 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x48 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x48 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x48 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x48 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x48 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x48 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x48 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x48 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x48 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x48 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x48 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x48 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x48 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x48 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x48 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x48 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x48 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x48 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x48 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x48 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x48 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x48 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x48 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x48 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x48 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x48 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x48 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x4C "F9DATA1,Filter 9 data 1 register"
|
|
bitfld.long 0x4C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x4C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x4C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x4C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x4C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x4C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x4C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x4C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x4C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x4C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x4C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x4C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x4C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x4C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x4C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x4C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x4C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x4C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x4C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x4C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x4C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x4C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x4C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x4C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x4C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x4C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x4C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x4C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x4C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x50 "F10DATA0,Filter 10 data 0 register"
|
|
bitfld.long 0x50 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x50 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x50 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x50 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x50 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x50 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x50 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x50 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x50 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x50 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x50 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x50 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x50 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x50 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x50 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x50 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x50 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x50 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x50 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x50 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x50 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x50 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x50 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x50 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x50 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x50 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x50 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x50 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x50 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x54 "F10DATA1,Filter 10 data 1 register"
|
|
bitfld.long 0x54 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x54 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x54 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x54 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x54 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x54 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x54 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x54 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x54 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x54 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x54 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x54 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x54 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x54 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x54 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x54 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x54 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x54 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x54 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x54 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x54 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x54 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x54 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x54 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x54 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x54 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x54 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x54 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x54 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x58 "F11DATA0,Filter 11 data 0 register"
|
|
bitfld.long 0x58 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x58 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x58 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x58 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x58 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x58 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x58 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x58 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x58 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x58 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x58 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x58 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x58 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x58 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x58 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x58 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x58 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x58 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x58 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x58 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x58 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x58 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x58 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x58 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x58 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x58 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x58 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x58 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x58 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x5C "F11DATA1,Filter 11 data 1 register"
|
|
bitfld.long 0x5C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x5C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x5C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x5C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x5C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x5C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x5C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x5C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x5C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x5C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x5C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x5C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x5C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x5C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x5C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x5C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x5C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x5C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x5C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x5C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x5C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x5C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x5C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x5C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x5C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x5C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x5C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x5C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x5C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x60 "F12DATA0,Filter 12 data 0 register"
|
|
bitfld.long 0x60 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x60 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x60 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x60 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x60 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x60 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x60 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x60 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x60 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x60 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x60 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x60 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x60 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x60 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x60 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x60 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x60 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x60 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x60 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x60 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x60 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x60 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x60 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x60 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x60 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x60 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x60 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x60 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x60 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x64 "F12DATA1,Filter 12 data 1 register"
|
|
bitfld.long 0x64 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x64 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x64 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x64 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x64 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x64 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x64 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x64 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x64 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x64 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x64 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x64 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x64 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x64 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x64 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x64 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x64 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x64 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x64 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x64 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x64 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x64 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x64 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x64 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x64 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x64 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x64 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x64 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x64 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x68 "F13DATA0,Filter 13 data 0 register"
|
|
bitfld.long 0x68 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x68 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x68 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x68 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x68 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x68 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x68 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x68 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x68 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x68 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x68 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x68 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x68 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x68 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x68 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x68 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x68 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x68 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x68 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x68 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x68 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x68 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x68 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x68 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x68 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x68 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x68 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x68 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x68 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x6C "F13DATA1,Filter 13 data 1 register"
|
|
bitfld.long 0x6C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x6C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x6C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x6C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x6C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x6C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x6C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x6C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x6C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x6C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x6C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x6C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x6C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x6C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x6C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x6C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x6C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x6C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x6C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x6C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x6C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x6C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x6C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x6C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x6C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x6C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x6C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x6C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x6C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x70 "F14DATA0,Filter 14 data 0 register"
|
|
bitfld.long 0x70 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x70 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x70 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x70 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x70 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x70 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x70 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x70 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x70 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x70 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x70 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x70 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x70 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x70 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x70 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x70 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x70 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x70 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x70 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x70 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x70 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x70 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x70 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x70 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x70 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x70 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x70 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x70 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x70 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x74 "F14DATA1,Filter 14 data 1 register"
|
|
bitfld.long 0x74 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x74 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x74 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x74 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x74 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x74 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x74 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x74 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x74 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x74 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x74 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x74 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x74 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x74 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x74 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x74 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x74 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x74 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x74 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x74 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x74 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x74 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x74 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x74 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x74 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x74 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x74 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x74 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x74 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x78 "F15DATA0,Filter 15 data 0 register"
|
|
bitfld.long 0x78 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x78 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x78 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x78 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x78 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x78 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x78 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x78 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x78 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x78 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x78 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x78 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x78 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x78 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x78 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x78 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x78 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x78 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x78 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x78 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x78 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x78 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x78 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x78 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x78 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x78 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x78 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x78 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x78 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x7C "F15DATA1,Filter 15 data 1 register"
|
|
bitfld.long 0x7C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x7C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x7C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x7C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x7C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x7C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x7C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x7C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x7C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x7C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x7C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x7C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x7C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x7C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x7C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x7C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x7C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x7C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x7C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x7C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x7C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x7C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x7C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x7C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x7C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x7C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x7C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x7C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x7C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x80 "F16DATA0,Filter 16 data 0 register"
|
|
bitfld.long 0x80 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x80 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x80 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x80 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x80 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x80 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x80 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x80 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x80 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x80 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x80 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x80 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x80 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x80 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x80 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x80 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x80 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x80 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x80 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x80 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x80 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x80 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x80 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x80 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x80 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x80 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x80 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x80 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x80 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x84 "F16DATA1,Filter 16 data 1 register"
|
|
bitfld.long 0x84 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x84 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x84 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x84 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x84 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x84 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x84 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x84 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x84 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x84 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x84 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x84 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x84 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x84 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x84 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x84 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x84 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x84 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x84 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x84 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x84 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x84 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x84 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x84 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x84 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x84 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x84 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x84 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x84 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x88 "F17DATA0,Filter 17 data 0 register"
|
|
bitfld.long 0x88 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x88 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x88 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x88 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x88 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x88 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x88 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x88 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x88 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x88 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x88 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x88 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x88 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x88 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x88 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x88 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x88 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x88 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x88 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x88 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x88 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x88 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x88 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x88 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x88 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x88 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x88 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x88 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x88 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x8C "F17DATA1,Filter 17 data 1 register"
|
|
bitfld.long 0x8C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x8C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x8C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x8C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x8C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x8C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x8C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x8C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x8C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x8C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x8C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x8C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x8C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x8C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x8C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x8C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x8C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x8C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x8C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x8C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x8C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x8C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x8C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x8C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x8C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x8C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x8C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x8C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x8C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x90 "F18DATA0,Filter 18 data 0 register"
|
|
bitfld.long 0x90 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x90 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x90 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x90 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x90 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x90 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x90 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x90 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x90 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x90 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x90 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x90 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x90 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x90 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x90 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x90 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x90 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x90 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x90 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x90 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x90 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x90 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x90 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x90 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x90 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x90 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x90 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x90 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x90 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x94 "F18DATA1,Filter 18 data 1 register"
|
|
bitfld.long 0x94 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x94 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x94 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x94 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x94 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x94 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x94 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x94 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x94 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x94 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x94 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x94 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x94 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x94 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x94 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x94 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x94 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x94 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x94 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x94 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x94 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x94 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x94 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x94 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x94 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x94 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x94 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x94 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x94 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x98 "F19DATA0,Filter 19 data 0 register"
|
|
bitfld.long 0x98 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x98 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x98 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x98 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x98 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x98 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x98 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x98 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x98 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x98 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x98 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x98 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x98 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x98 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x98 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x98 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x98 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x98 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x98 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x98 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x98 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x98 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x98 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x98 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x98 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x98 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x98 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x98 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x98 0. "FD0,Filter bits" "0,1"
|
|
line.long 0x9C "F19DATA1,Filter 19 data 1 register"
|
|
bitfld.long 0x9C 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0x9C 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0x9C 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0x9C 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0x9C 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0x9C 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0x9C 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0x9C 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0x9C 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0x9C 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0x9C 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0x9C 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0x9C 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0x9C 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0x9C 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0x9C 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0x9C 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0x9C 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0x9C 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0x9C 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0x9C 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0x9C 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0x9C 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0x9C 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0x9C 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0x9C 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0x9C 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0x9C 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0x9C 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xA0 "F20DATA0,Filter 20 data 0 register"
|
|
bitfld.long 0xA0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xA0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xA0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xA0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xA0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xA0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xA0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xA0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xA0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xA0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xA0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xA0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xA0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xA0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xA0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xA0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xA0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xA0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xA0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xA0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xA0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xA0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xA0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xA0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xA0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xA0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xA0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xA0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xA4 "F20DATA1,Filter 20 data 1 register"
|
|
bitfld.long 0xA4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xA4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xA4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xA4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xA4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xA4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xA4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xA4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xA4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xA4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xA4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xA4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xA4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xA4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xA4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xA4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xA4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xA4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xA4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xA4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xA4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xA4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xA4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xA4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xA4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xA4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xA4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xA4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xA8 "F21DATA0,Filter 21 data 0 register"
|
|
bitfld.long 0xA8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xA8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xA8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xA8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xA8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xA8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xA8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xA8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xA8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xA8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xA8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xA8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xA8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xA8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xA8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xA8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xA8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xA8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xA8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xA8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xA8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xA8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xA8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xA8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xA8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xA8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xA8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xA8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xAC "F21DATA1,Filter 21 data 1 register"
|
|
bitfld.long 0xAC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xAC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xAC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xAC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xAC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xAC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xAC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xAC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xAC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xAC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xAC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xAC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xAC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xAC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xAC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xAC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xAC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xAC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xAC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xAC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xAC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xAC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xAC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xAC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xAC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xAC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xAC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xAC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xAC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xB0 "F22DATA0,Filter 22 data 0 register"
|
|
bitfld.long 0xB0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xB0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xB0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xB0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xB0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xB0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xB0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xB0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xB0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xB0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xB0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xB0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xB0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xB0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xB0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xB0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xB0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xB0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xB0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xB0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xB0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xB0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xB0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xB0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xB0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xB0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xB0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xB0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xB4 "F22DATA1,Filter 22 data 1 register"
|
|
bitfld.long 0xB4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xB4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xB4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xB4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xB4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xB4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xB4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xB4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xB4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xB4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xB4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xB4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xB4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xB4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xB4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xB4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xB4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xB4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xB4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xB4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xB4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xB4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xB4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xB4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xB4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xB4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xB4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xB4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xB8 "F23DATA0,Filter 23 data 0 register"
|
|
bitfld.long 0xB8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xB8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xB8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xB8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xB8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xB8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xB8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xB8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xB8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xB8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xB8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xB8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xB8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xB8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xB8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xB8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xB8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xB8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xB8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xB8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xB8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xB8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xB8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xB8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xB8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xB8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xB8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xB8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xB8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xBC "F23DATA1,Filter 23 data 1 register"
|
|
bitfld.long 0xBC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xBC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xBC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xBC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xBC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xBC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xBC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xBC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xBC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xBC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xBC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xBC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xBC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xBC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xBC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xBC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xBC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xBC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xBC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xBC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xBC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xBC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xBC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xBC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xBC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xBC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xBC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xBC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xBC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC0 "F24DATA0,Filter 24 data 0 register"
|
|
bitfld.long 0xC0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC4 "F24DATA1,Filter 24 data 1 register"
|
|
bitfld.long 0xC4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xC8 "F25DATA0,Filter 25 data 0 register"
|
|
bitfld.long 0xC8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xC8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xC8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xC8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xC8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xC8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xC8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xC8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xC8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xC8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xC8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xC8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xC8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xC8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xC8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xC8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xC8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xC8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xC8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xC8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xC8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xC8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xC8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xC8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xC8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xC8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xC8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xC8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xC8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xCC "F25DATA1,Filter 25 data 1 register"
|
|
bitfld.long 0xCC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xCC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xCC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xCC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xCC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xCC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xCC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xCC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xCC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xCC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xCC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xCC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xCC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xCC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xCC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xCC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xCC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xCC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xCC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xCC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xCC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xCC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xCC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xCC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xCC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xCC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xCC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xCC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xCC 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xD0 "F26DATA0,Filter 26 data 0 register"
|
|
bitfld.long 0xD0 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xD0 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xD0 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xD0 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xD0 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xD0 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xD0 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xD0 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xD0 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xD0 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xD0 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xD0 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xD0 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xD0 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xD0 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xD0 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xD0 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xD0 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xD0 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xD0 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xD0 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xD0 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xD0 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xD0 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xD0 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD0 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xD0 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xD0 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xD0 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xD4 "F26DATA1,Filter 26 data 1 register"
|
|
bitfld.long 0xD4 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xD4 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xD4 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xD4 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xD4 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xD4 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xD4 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xD4 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xD4 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xD4 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xD4 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xD4 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xD4 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xD4 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xD4 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xD4 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xD4 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xD4 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xD4 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xD4 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xD4 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xD4 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xD4 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xD4 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xD4 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD4 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xD4 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xD4 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xD4 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xD8 "F27DATA0,Filter 27 data 0 register"
|
|
bitfld.long 0xD8 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xD8 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xD8 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xD8 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xD8 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xD8 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xD8 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xD8 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xD8 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xD8 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xD8 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xD8 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xD8 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xD8 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xD8 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xD8 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xD8 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xD8 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xD8 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xD8 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xD8 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xD8 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xD8 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xD8 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xD8 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xD8 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xD8 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xD8 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xD8 0. "FD0,Filter bits" "0,1"
|
|
line.long 0xDC "F27DATA1,Filter 27 data 1 register"
|
|
bitfld.long 0xDC 31. "FD31,Filter bits" "0,1"
|
|
bitfld.long 0xDC 30. "FD30,Filter bits" "0,1"
|
|
bitfld.long 0xDC 29. "FD29,Filter bits" "0,1"
|
|
bitfld.long 0xDC 28. "FD28,Filter bits" "0,1"
|
|
bitfld.long 0xDC 27. "FD27,Filter bits" "0,1"
|
|
bitfld.long 0xDC 26. "FD26,Filter bits" "0,1"
|
|
bitfld.long 0xDC 25. "FD25,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 24. "FD24,Filter bits" "0,1"
|
|
bitfld.long 0xDC 23. "FD23,Filter bits" "0,1"
|
|
bitfld.long 0xDC 22. "FD22,Filter bits" "0,1"
|
|
bitfld.long 0xDC 21. "FD21,Filter bits" "0,1"
|
|
bitfld.long 0xDC 20. "FD20,Filter bits" "0,1"
|
|
bitfld.long 0xDC 19. "FD19,Filter bits" "0,1"
|
|
bitfld.long 0xDC 18. "FD18,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 17. "FD17,Filter bits" "0,1"
|
|
bitfld.long 0xDC 16. "FD16,Filter bits" "0,1"
|
|
bitfld.long 0xDC 15. "FD15,Filter bits" "0,1"
|
|
bitfld.long 0xDC 14. "FD14,Filter bits" "0,1"
|
|
bitfld.long 0xDC 13. "FD13,Filter bits" "0,1"
|
|
bitfld.long 0xDC 12. "FD12,Filter bits" "0,1"
|
|
bitfld.long 0xDC 11. "FD11,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 10. "FD10,Filter bits" "0,1"
|
|
bitfld.long 0xDC 9. "FD9,Filter bits" "0,1"
|
|
bitfld.long 0xDC 8. "FD8,Filter bits" "0,1"
|
|
bitfld.long 0xDC 7. "FD7,Filter bits" "0,1"
|
|
bitfld.long 0xDC 6. "FD6,Filter bits" "0,1"
|
|
bitfld.long 0xDC 5. "FD5,Filter bits" "0,1"
|
|
bitfld.long 0xDC 4. "FD4,Filter bits" "0,1"
|
|
newline
|
|
bitfld.long 0xDC 3. "FD3,Filter bits" "0,1"
|
|
bitfld.long 0xDC 2. "FD2,Filter bits" "0,1"
|
|
bitfld.long 0xDC 1. "FD1,Filter bits" "0,1"
|
|
bitfld.long 0xDC 0. "FD0,Filter bits" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "CAU (Cryptographic Acceleration Unit)"
|
|
base ad:0x50060000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL,Control register"
|
|
hexmask.long.byte 0x0 20.--23. 1. "NBPILB,Number of bytes padding in last block of payload"
|
|
bitfld.long 0x0 19. "ALGM_3,Encryption/decryption algorithm mode bit 3" "0,1"
|
|
bitfld.long 0x0 16.--17. "GCM_CCMPH,GCM CCM phase" "0,1,2,3"
|
|
bitfld.long 0x0 15. "CAUEN,CAU Enable" "0,1"
|
|
bitfld.long 0x0 14. "FFLUSH,Flush FIFO" "0,1"
|
|
bitfld.long 0x0 8.--9. "KEYM,AES key size mode configuration must be configured when BUSY=0" "0,1,2,3"
|
|
bitfld.long 0x0 6.--7. "DATAM,Data swapping type mode configuration must be configured when BUSY=0" "0,1,2,3"
|
|
bitfld.long 0x0 3.--5. "ALGM_0_2,Encryption/decryption algorithm mode bit 0 to bit 2" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "CAUDIR,CAU direction must be configured when BUSY=0" "0,1"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 4. "BUSY,Busy bit" "0,1"
|
|
bitfld.long 0x0 3. "OFU,Output FIFO is full" "0,1"
|
|
bitfld.long 0x0 2. "ONE,Output FIFO is not empty" "0,1"
|
|
bitfld.long 0x0 1. "INF,Input FIFO is not full" "0,1"
|
|
bitfld.long 0x0 0. "IEM,Input FIFO is empty" "0,1"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "DI,Data input register"
|
|
hexmask.long 0x0 0.--31. 1. "DI,Data input"
|
|
rgroup.long 0xC++0x3
|
|
line.long 0x0 "DO,Data output register"
|
|
hexmask.long 0x0 0.--31. 1. "DO,Data output"
|
|
group.long 0x10++0x7
|
|
line.long 0x0 "DMAEN,DMA enable register"
|
|
bitfld.long 0x0 1. "DMAOEN,DMA output enable" "0,1"
|
|
bitfld.long 0x0 0. "DMAIEN,DMA input enable" "0,1"
|
|
line.long 0x4 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x4 1. "OINTEN,OUT FIFO interrupt enable" "0,1"
|
|
bitfld.long 0x4 0. "IINTEN,IN FIFO interrupt enable" "0,1"
|
|
rgroup.long 0x18++0x7
|
|
line.long 0x0 "STAT1,Status register 1"
|
|
bitfld.long 0x0 1. "OSTA,OUT FIFO interrupt status" "0,1"
|
|
bitfld.long 0x0 0. "ISTA,IN FIFO interrupt status" "0,1"
|
|
line.long 0x4 "INTF,Interrupt flag register"
|
|
bitfld.long 0x4 1. "OINTF,OUT FIFO enabled interrupt flag" "0,1"
|
|
bitfld.long 0x4 0. "IINTF,IN FIFO enabled interrupt flag" "0,1"
|
|
wgroup.long 0x20++0x1F
|
|
line.long 0x0 "KEY0H,KEY0 high register"
|
|
hexmask.long 0x0 0.--31. 1. "KEY0H,The key for DES TDES AES"
|
|
line.long 0x4 "KEY0L,KEY0 low register"
|
|
hexmask.long 0x4 0.--31. 1. "KEY0L,The key for DES TDES AES"
|
|
line.long 0x8 "KEY1H,KEY1 high register"
|
|
hexmask.long 0x8 0.--31. 1. "KEY1H,The key for DES TDES AES"
|
|
line.long 0xC "KEY1L,KEY1 low register"
|
|
hexmask.long 0xC 0.--31. 1. "KEY1L,The key for DES TDES AES"
|
|
line.long 0x10 "KEY2H,KEY2 high register"
|
|
hexmask.long 0x10 0.--31. 1. "KEY2H,The key for DES TDES AES"
|
|
line.long 0x14 "KEY2L,KEY2 low register"
|
|
hexmask.long 0x14 0.--31. 1. "KEY2L,The key for DES TDES AES"
|
|
line.long 0x18 "KEY3H,KEY3 high register"
|
|
hexmask.long 0x18 0.--31. 1. "KEY3H,The key for DES TDES AES"
|
|
line.long 0x1C "KEY3L,KEY3 low register"
|
|
hexmask.long 0x1C 0.--31. 1. "KEY3L,The key for DES TDES AES"
|
|
group.long 0x40++0x4F
|
|
line.long 0x0 "IV0H,Initial vector registers 0 high"
|
|
hexmask.long 0x0 0.--31. 1. "IV0H,The initialization vector for DES TDES AES"
|
|
line.long 0x4 "IV0L,Initial vector registers 0 low"
|
|
hexmask.long 0x4 0.--31. 1. "IV0L,The initialization vector for DES TDES AES"
|
|
line.long 0x8 "IV1H,Initial vector registers 1 high"
|
|
hexmask.long 0x8 0.--31. 1. "IV1H,The initialization vector for DES TDES AES"
|
|
line.long 0xC "IV1L,Initial vector registers 1 low"
|
|
hexmask.long 0xC 0.--31. 1. "IV1L,The initialization vector for DES TDES AES"
|
|
line.long 0x10 "GCMCCMCTXS0,GCM or CCM mode context switch register 0"
|
|
hexmask.long 0x10 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x14 "GCMCCMCTXS1,GCM or CCM mode context switch register 1"
|
|
hexmask.long 0x14 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x18 "GCMCCMCTXS2,GCM or CCM mode context switch register 2"
|
|
hexmask.long 0x18 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x1C "GCMCCMCTXS3,GCM or CCM mode context switch register 3"
|
|
hexmask.long 0x1C 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x20 "GCMCCMCTXS4,GCM or CCM mode context switch register 4"
|
|
hexmask.long 0x20 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x24 "GCMCCMCTXS5,GCM or CCM mode context switch register 5"
|
|
hexmask.long 0x24 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x28 "GCMCCMCTXS6,GCM or CCM mode context switch register 6"
|
|
hexmask.long 0x28 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x2C "GCMCCMCTXS7,GCM or CCM mode context switch register 7"
|
|
hexmask.long 0x2C 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x30 "GCMCTXS0,GCM mode context switch register 0"
|
|
hexmask.long 0x30 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x34 "GCMCTXS1,GCM mode context switch register 1"
|
|
hexmask.long 0x34 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x38 "GCMCTXS2,GCM mode context switch register 2"
|
|
hexmask.long 0x38 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x3C "GCMCTXS3,GCM mode context switch register 3"
|
|
hexmask.long 0x3C 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x40 "GCMCTXS4,GCM mode context switch register 4"
|
|
hexmask.long 0x40 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x44 "GCMCTXS5,GCM mode context switch register 5"
|
|
hexmask.long 0x44 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x48 "GCMCTXS6,GCM mode context switch register 6"
|
|
hexmask.long 0x48 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
line.long 0x4C "GCMCTXS7,GCM mode context switch register 7"
|
|
hexmask.long 0x4C 0.--31. 1. "CTXx,The internal status of the CAU core"
|
|
tree.end
|
|
tree "CRC (Cyclic Redundancy Check Calculation Unit)"
|
|
base ad:0x40023000
|
|
group.long 0x0++0xB
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long 0x0 0.--31. 1. "DATA,CRC calculation result bits"
|
|
line.long 0x4 "FDATA,Free data register"
|
|
hexmask.long.byte 0x4 0.--7. 1. "FDATA,Free Data Register bits"
|
|
line.long 0x8 "CTL,Control register"
|
|
bitfld.long 0x8 0. "RST,Set this bit can reset the CRC_DATA register to the value of 0xFFFFFFFF then automatically cleared itself to 0 by hardware. This bit will take no effect to CRC_FDATA." "0,1"
|
|
tree.end
|
|
tree "CTC (Clock Trim Controller)"
|
|
base ad:0x40006C00
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
hexmask.long.byte 0x0 8.--13. 1. "TRIMVALUE,IRC48M trim value"
|
|
bitfld.long 0x0 7. "SWREFPUL,Software reference source sync pulse" "0,1"
|
|
bitfld.long 0x0 6. "AUTOTRIM,Hardware automatic trim mode" "0,1"
|
|
bitfld.long 0x0 5. "CNTEN,CTC counter enable" "0,1"
|
|
bitfld.long 0x0 3. "EREFIE,Expected reference (EREFIF) interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "ERRIE,Error (ERRIF) interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CKWARNIE,Clock trim warning (CKWARNIF) interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "CKOKIE,Clock trim ok (CKOKIF) interrupt enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 31. "REFPOL,Reference signal source polarity" "0,1"
|
|
bitfld.long 0x4 28.--29. "REFSEL,Reference signal source selection" "0,1,2,3"
|
|
bitfld.long 0x4 24.--26. "REFPSC,Reference signal source prescaler" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x4 16.--23. 1. "CKLIM,Clock trim base limit value"
|
|
hexmask.long.word 0x4 0.--15. 1. "RLVALUE,CTC counter reload value"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "STAT,Status register"
|
|
hexmask.long.word 0x0 16.--31. 1. "REFCAP,CTC counter capture value."
|
|
bitfld.long 0x0 15. "REFDIR,CTC trim counter direction" "0,1"
|
|
bitfld.long 0x0 10. "TRIMERR,Trim value error bit" "0,1"
|
|
bitfld.long 0x0 9. "REFMISS,Reference sync pulse miss" "0,1"
|
|
bitfld.long 0x0 8. "CKERR,Clock trim error bit" "0,1"
|
|
bitfld.long 0x0 3. "EREFIF,Expected reference interrupt flag" "0,1"
|
|
bitfld.long 0x0 2. "ERRIF,Error interrupt flag" "0,1"
|
|
bitfld.long 0x0 1. "CKWARNIF,Clock trim warning interrupt flag" "0,1"
|
|
bitfld.long 0x0 0. "CKOKIF,Clock trim OK interrupt flag" "0,1"
|
|
wgroup.long 0xC++0x3
|
|
line.long 0x0 "INTC,Interrupt clear register"
|
|
bitfld.long 0x0 3. "EREFIC,EREFIF interrupt clear bit" "0,1"
|
|
bitfld.long 0x0 2. "ERRIC,ERRIF interrupt clear bit" "0,1"
|
|
bitfld.long 0x0 1. "CKWARNIC,CKWARNIF interrupt clear bit" "0,1"
|
|
bitfld.long 0x0 0. "CKOKIC,CKOKIF interrupt clear bit" "0,1"
|
|
tree.end
|
|
tree "DAC (Digital-to-Analog Converter)"
|
|
base ad:0x40007400
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 29. "DDUDRIE1,DAC1 DMA Underrun Interrupt enable" "0,1"
|
|
bitfld.long 0x0 28. "DDMAEN1,DAC1 DMA enable" "0,1"
|
|
hexmask.long.byte 0x0 24.--27. 1. "DWBW1,DAC1 noise wave bit width"
|
|
bitfld.long 0x0 22.--23. "DWM1,DAC1 noise wave mode" "0,1,2,3"
|
|
bitfld.long 0x0 19.--21. "DTSEL1,DAC1 trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 18. "DTEN1,DAC1 trigger enable" "0,1"
|
|
bitfld.long 0x0 17. "DBOFF1,DAC1 output buffer turn off" "0,1"
|
|
bitfld.long 0x0 16. "DEN1,DAC1 enable" "0,1"
|
|
bitfld.long 0x0 13. "DDUDRIE0,DAC0 DMA Underrun Interrupt enable" "0,1"
|
|
bitfld.long 0x0 12. "DDMAEN0,DAC0 DMA enable" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--11. 1. "DWBW0,DAC0 noise wave bit width"
|
|
bitfld.long 0x0 6.--7. "DWM0,DAC0 noise wave mode" "0,1,2,3"
|
|
bitfld.long 0x0 3.--5. "DTSEL0,DAC0 trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "DTEN0,DAC0 trigger enable" "0,1"
|
|
bitfld.long 0x0 1. "DBOFF0,DAC0 output buffer turn off" "0,1"
|
|
bitfld.long 0x0 0. "DEN0,DAC0 enable" "0,1"
|
|
wgroup.long 0x4++0x3
|
|
line.long 0x0 "SWT,Software trigger register"
|
|
bitfld.long 0x0 1. "SWTR1,DAC1 software trigger cleared by hardware" "0,1"
|
|
bitfld.long 0x0 0. "SWTR0,DAC0 software trigger cleared by hardware" "0,1"
|
|
group.long 0x8++0x23
|
|
line.long 0x0 "OUT0_R12DH,DAC0 12-bit right-aligned data holding register"
|
|
hexmask.long.word 0x0 0.--11. 1. "DAC0_DH,DAC0 12-bit right-aligned data"
|
|
line.long 0x4 "OUT0_L12DH,DAC0 12-bit left-aligned data holding register"
|
|
hexmask.long.word 0x4 4.--15. 1. "DAC0_DH,DAC0 12-bit left-aligned data"
|
|
line.long 0x8 "OUT0_R8DH,DAC0 8-bit right-aligned data holding register"
|
|
hexmask.long.byte 0x8 0.--7. 1. "DAC0_DH,DAC0 8-bit right-aligned data"
|
|
line.long 0xC "OUT1_R12DH,DAC1 12-bit right-aligned data holding register"
|
|
hexmask.long.word 0xC 0.--11. 1. "DAC1_DH,DAC1 12-bit right-aligned data"
|
|
line.long 0x10 "OUT1_L12DH,DAC1 12-bit left-aligned data holding register"
|
|
hexmask.long.word 0x10 4.--15. 1. "DAC1_DH,DAC1 12-bit left-aligned data"
|
|
line.long 0x14 "OUT1_R8DH,DAC1 8-bit right-aligned data holding register"
|
|
hexmask.long.byte 0x14 0.--7. 1. "DAC1_DH,DAC1 8-bit right-aligned data"
|
|
line.long 0x18 "DACC_R12DH,DAC concurrent mode 12-bit right-aligned data holding register"
|
|
hexmask.long.word 0x18 16.--27. 1. "DAC1_DH,DAC1 12-bit right-aligned data"
|
|
hexmask.long.word 0x18 0.--11. 1. "DAC0_DH,DAC0 12-bit right-aligned data"
|
|
line.long 0x1C "DACC_L12DH,DAC concurrent mode 12-bit left-aligned data holding register"
|
|
hexmask.long.word 0x1C 20.--31. 1. "DAC1_DH,DAC1 12-bit left-aligned data"
|
|
hexmask.long.word 0x1C 4.--15. 1. "DAC0_DH,DAC0 12-bit left-aligned data"
|
|
line.long 0x20 "DACC_R8DH,DAC concurrent mode 8-bit right-aligned data holding register"
|
|
hexmask.long.byte 0x20 8.--15. 1. "DAC1_DH,DAC1 8-bit right-aligned data"
|
|
hexmask.long.byte 0x20 0.--7. 1. "DAC0_DH,DAC0 8-bit right-aligned data"
|
|
rgroup.long 0x2C++0x7
|
|
line.long 0x0 "OUT0_DO,DAC0 data output register"
|
|
hexmask.long.word 0x0 0.--11. 1. "DAC0_DO,DAC0 data output"
|
|
line.long 0x4 "DAC_OUT1_DO,DAC1 data output register"
|
|
hexmask.long.word 0x4 0.--11. 1. "DAC1_DO,DAC1 data output"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "STAT,Status register"
|
|
bitfld.long 0x0 29. "DDUDR1,DAC1 DMA underrun flag" "0,1"
|
|
bitfld.long 0x0 13. "DDUDR0,DAC0 DMA underrun flag" "0,1"
|
|
tree.end
|
|
tree "DBG (Debug)"
|
|
base ad:0xE0044000
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "ID,ID code register"
|
|
hexmask.long 0x0 0.--31. 1. "ID_CODE,DBG ID code register"
|
|
group.long 0x4++0xB
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 5. "TRACE_IOEN,Trace pin allocation enable" "0,1"
|
|
bitfld.long 0x0 2. "STB_HOLD,Standby mode hold bit" "0,1"
|
|
bitfld.long 0x0 1. "DSLP_HOLD,Deep-sleep mode hold bit" "0,1"
|
|
bitfld.long 0x0 0. "SLP_HOLD,Sleep mode hold bit" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 26. "CAN1_HOLD,CAN1 hold bit" "0,1"
|
|
bitfld.long 0x4 25. "CAN0_HOLD,CAN0 hold bit" "0,1"
|
|
bitfld.long 0x4 23. "I2C2_HOLD,I2C2 hold bit" "0,1"
|
|
bitfld.long 0x4 22. "I2C1_HOLD,I2C1 hold bit" "0,1"
|
|
bitfld.long 0x4 21. "I2C0_HOLD,I2C0 hold bit" "0,1"
|
|
bitfld.long 0x4 20. "I2C5_HOLD,I2C5 hold bit" "0,1"
|
|
bitfld.long 0x4 19. "I2C4_HOLD,I2C4 hold bit" "0,1"
|
|
bitfld.long 0x4 18. "I2C3_HOLD,I2C3 hold bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 12. "FWDGT_HOLD,FWDGT hold bit" "0,1"
|
|
bitfld.long 0x4 11. "WWDGT_HOLD,WWDGT hold bit" "0,1"
|
|
bitfld.long 0x4 10. "RTC_HOLD,RTC hold bit" "0,1"
|
|
bitfld.long 0x4 8. "TIMER13_HOLD,TIMER 13 hold bit" "0,1"
|
|
bitfld.long 0x4 7. "TIMER12_HOLD,TIMER 12 hold bit" "0,1"
|
|
bitfld.long 0x4 6. "TIMER11_HOLD,TIMER 11 hold bit" "0,1"
|
|
bitfld.long 0x4 5. "TIMER6_HOLD,TIMER 6 hold bit" "0,1"
|
|
bitfld.long 0x4 4. "TIMER5_HOLD,TIMER 5 hold bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TIMER4_HOLD,TIMER 4 hold bit" "0,1"
|
|
bitfld.long 0x4 2. "TIMER3_HOLD,TIMER 3 hold bit" "0,1"
|
|
bitfld.long 0x4 1. "TIMER2_HOLD,TIMER 2 hold bit" "0,1"
|
|
bitfld.long 0x4 0. "TIMER1_HOLD,TIMER 1 hold bit" "0,1"
|
|
line.long 0x8 "CTL2,Control register 2"
|
|
bitfld.long 0x8 18. "TIMER10_HOLD,TIMER 10 hold bit" "0,1"
|
|
bitfld.long 0x8 17. "TIMER9_HOLD,TIMER 9 hold bit" "0,1"
|
|
bitfld.long 0x8 16. "TIMER8_HOLD,TIMER 8 hold bit" "0,1"
|
|
bitfld.long 0x8 1. "TIMER7_HOLD,TIMER 7 hold bit" "0,1"
|
|
bitfld.long 0x8 0. "TIMER0_HOLD,TIMER 0 hold bit" "0,1"
|
|
tree.end
|
|
tree "DCI (Digital Camera Interface)"
|
|
base ad:0x50050000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 14. "DCIEN,DCI Enable" "0,1"
|
|
bitfld.long 0x0 10.--11. "DCIF,Digital Camera Interface Format" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "FR,Frame Rate" "0,1,2,3"
|
|
bitfld.long 0x0 7. "VPS,Vertical Polarity Selection" "0,1"
|
|
bitfld.long 0x0 6. "HPS,Horizontal Polarity Selection" "0,1"
|
|
bitfld.long 0x0 5. "CKS,Clock Polarity Selection" "0,1"
|
|
bitfld.long 0x0 4. "ESM,Embedded Synchronous Mode" "0,1"
|
|
bitfld.long 0x0 3. "JM,JPEG Mode" "0,1"
|
|
bitfld.long 0x0 2. "WDEN,Window Enable" "0,1"
|
|
bitfld.long 0x0 1. "SNAP,Snapshot Mode" "0,1"
|
|
bitfld.long 0x0 0. "CAP,Capture Enable" "0,1"
|
|
rgroup.long 0x4++0x7
|
|
line.long 0x0 "STAT0,Status register0"
|
|
bitfld.long 0x0 2. "FV,FIFO Valid" "0,1"
|
|
bitfld.long 0x0 1. "VS,VS line status" "0,1"
|
|
bitfld.long 0x0 0. "HS,HS line status" "0,1"
|
|
line.long 0x4 "STAT1,Status register1"
|
|
bitfld.long 0x4 4. "ELF,End of Line Flag" "0,1"
|
|
bitfld.long 0x4 3. "VSF,Vsync Flag" "0,1"
|
|
bitfld.long 0x4 2. "ESEF,Embedded Synchronous Error Flag" "0,1"
|
|
bitfld.long 0x4 1. "OVRF,FIFO Overrun Flag" "0,1"
|
|
bitfld.long 0x4 0. "EFF,End of Frame Flag" "0,1"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x0 4. "ELIE,End of Line Interrupt Enable" "0,1"
|
|
bitfld.long 0x0 3. "VSIE,Vsync Interrupt Enable" "0,1"
|
|
bitfld.long 0x0 2. "ESEIE,Embedded Synchronous Error Interrupt Enable" "0,1"
|
|
bitfld.long 0x0 1. "OVRIE,FIFO Overrun Interrupt Enable" "0,1"
|
|
bitfld.long 0x0 0. "EFIE,End of Frame Interrupt Enable" "0,1"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "INTF,Interrupt flag register"
|
|
bitfld.long 0x0 4. "ELIF,End of line interrupt flag" "0,1"
|
|
bitfld.long 0x0 3. "VSIF,Vsync interrupt flag" "0,1"
|
|
bitfld.long 0x0 2. "ESEIF,Embedded synchronous error interrupt flag" "0,1"
|
|
bitfld.long 0x0 1. "OVRIF,FIFO overrun interrupt flag" "0,1"
|
|
bitfld.long 0x0 0. "EFIF,End of frame interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "INTC,Interrupt flag clear register"
|
|
bitfld.long 0x0 4. "ELFC,End of Line Flag Clear" "0,1"
|
|
bitfld.long 0x0 3. "VSFC,Vsync flag clear" "0,1"
|
|
bitfld.long 0x0 2. "ESEFC,Clear embedded synchronous Error Flag" "0,1"
|
|
bitfld.long 0x0 1. "OVRFC,Clear FIFO Overrun Flag" "0,1"
|
|
bitfld.long 0x0 0. "EFFC,Clear End of Frame Flag" "0,1"
|
|
group.long 0x18++0xF
|
|
line.long 0x0 "SC,Synchronization codes register"
|
|
hexmask.long.byte 0x0 24.--31. 1. "FE,Frame end code in embedded synchronous mode"
|
|
hexmask.long.byte 0x0 16.--23. 1. "LE,Line end code in embedded synchronous mode"
|
|
hexmask.long.byte 0x0 8.--15. 1. "LS,Line start code in embedded synchronous mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "FS,Frame start code in embedded synchronous mode"
|
|
line.long 0x4 "SCUMSK,Synchronization codes unmask register"
|
|
hexmask.long.byte 0x4 24.--31. 1. "FEM,Frame end code unmask bits in embedded synchronous mode"
|
|
hexmask.long.byte 0x4 16.--23. 1. "LEM,Line end code unmask bits in embedded synchronous mode"
|
|
hexmask.long.byte 0x4 8.--15. 1. "LSM,Line start code unmask bits in embedded synchronous mode"
|
|
hexmask.long.byte 0x4 0.--7. 1. "FSM,Frame start code unmask bits in embedded synchronous mode"
|
|
line.long 0x8 "CWSPOS,Cropping window start position register"
|
|
hexmask.long.word 0x8 16.--28. 1. "WVSP,Window Vertical Start Position"
|
|
hexmask.long.word 0x8 0.--13. 1. "WHSP,Window Horizontal Start Position"
|
|
line.long 0xC "CWSZ,Cropping window size register"
|
|
hexmask.long.word 0xC 16.--29. 1. "WVSZ,Window Vertical Size"
|
|
hexmask.long.word 0xC 0.--13. 1. "WHSZ,Window Horizontal Size"
|
|
rgroup.long 0x28++0x3
|
|
line.long 0x0 "DATA,DATA register"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DT3,Pixel data 3"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DT2,Pixel data 2"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DT1,Pixel data 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DT0,Pixel data 0"
|
|
tree.end
|
|
tree "DMA (Direct Memory Access)"
|
|
base ad:0x0
|
|
tree "DMA0"
|
|
base ad:0x40026000
|
|
rgroup.long 0x0++0x7
|
|
line.long 0x0 "INTF0,Interrupt flag register 0"
|
|
bitfld.long 0x0 27. "FTFIF3,Full Transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 26. "HTFIF3,Half transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 25. "TAEIF3,Transfer access error flag of channel 3" "0,1"
|
|
bitfld.long 0x0 24. "SDEIF3,Single data mode exception of channel 3" "0,1"
|
|
bitfld.long 0x0 22. "FEEIF3,FIFO error and exception of channel 3" "0,1"
|
|
bitfld.long 0x0 21. "FTFIF2,Full Transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 20. "HTFIF2,Half transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 19. "TAEIF2,Transfer access error flag of channel 2" "0,1"
|
|
bitfld.long 0x0 18. "SDEIF2,Single data mode exception of channel 2" "0,1"
|
|
bitfld.long 0x0 16. "FEEIF2,FIFO error and exception of channel 2" "0,1"
|
|
bitfld.long 0x0 11. "FTFIF1,Full Transfer finish flag of channel 1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "HTFIF1,Half transfer finish flag of channel 1" "0,1"
|
|
bitfld.long 0x0 9. "TAEIF1,Transfer access error flag of channel 1" "0,1"
|
|
bitfld.long 0x0 8. "SDEIF1,Single data mode exception of channel 1" "0,1"
|
|
bitfld.long 0x0 6. "FEEIF1,FIFO error and exception of channel 1" "0,1"
|
|
bitfld.long 0x0 5. "FTFIF0,Full Transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 4. "HTFIF0,Half transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 3. "TAEIF0,Transfer access error flag of channel 0" "0,1"
|
|
bitfld.long 0x0 2. "SDEIF0,Single data mode exception of channel 0" "0,1"
|
|
bitfld.long 0x0 0. "FEEIF0,FIFO error and exception of channel 0" "0,1"
|
|
line.long 0x4 "INTF1,Interrupt flag register 1"
|
|
bitfld.long 0x4 27. "FTFIF7,Full Transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 26. "HTFIF7,Half transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 25. "TAEIF7,Transfer access error flag of channel 7" "0,1"
|
|
bitfld.long 0x4 24. "SDEIF7,Single data mode exception of channel 7" "0,1"
|
|
bitfld.long 0x4 22. "FEEIF7,FIFO error and exception of channel 7" "0,1"
|
|
bitfld.long 0x4 21. "FTFIF6,Full Transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 20. "HTFIF6,Half transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 19. "TAEIF6,Transfer access error flag of channel 6" "0,1"
|
|
bitfld.long 0x4 18. "SDEIF6,Single data mode exception of channel 6" "0,1"
|
|
bitfld.long 0x4 16. "FEEIF6,FIFO error and exception of channel 6" "0,1"
|
|
bitfld.long 0x4 11. "FTFIF5,Full Transfer finish flag of channel 5" "0,1"
|
|
newline
|
|
bitfld.long 0x4 10. "HTFIF5,Half transfer finish flag of channel 5" "0,1"
|
|
bitfld.long 0x4 9. "TAEIF5,Transfer access error flag of channel 5" "0,1"
|
|
bitfld.long 0x4 8. "SDEIF5,Single data mode exception of channel 5" "0,1"
|
|
bitfld.long 0x4 6. "FEEIF5,FIFO error and exception of channel 5" "0,1"
|
|
bitfld.long 0x4 5. "FTFIF4,Full Transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 4. "HTFIF4,Half transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 3. "TAEIF4,Transfer access error flag of channel 4" "0,1"
|
|
bitfld.long 0x4 2. "SDEIF4,Single data mode exception of channel 4" "0,1"
|
|
bitfld.long 0x4 0. "FEEIF4,FIFO error and exception of channel 4" "0,1"
|
|
wgroup.long 0x8++0x7
|
|
line.long 0x0 "INTC0,Interrupt flag clear register 0"
|
|
bitfld.long 0x0 27. "FTFIFC3,Clear bit for Full transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 26. "HTFIFC3,Clear bit for half transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 25. "TAEIFC3,Clear bit for transfer access error flag of channel 3" "0,1"
|
|
bitfld.long 0x0 24. "SDEIFC3,Clear bit for single data mode exception of channel 3" "0,1"
|
|
bitfld.long 0x0 22. "FEEIFC3,Clear bit for FIFO error and exception of channel 3" "0,1"
|
|
bitfld.long 0x0 21. "FTFIFC2,Clear bit for Full transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 20. "HTFIFC2,Clear bit for half transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 19. "TAEIFC2,Clear bit for transfer access error flag of channel 2" "0,1"
|
|
bitfld.long 0x0 18. "SDEIFC2,Clear bit for single data mode exception of channel 2" "0,1"
|
|
bitfld.long 0x0 16. "FEEIFC2,Clear bit for FIFO error and exception of channel 2" "0,1"
|
|
bitfld.long 0x0 11. "FTFIFC1,Clear bit for Full transfer finish flag of channel 1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "HTFIFC1,Clear bit for half transfer finish flag of channel 1" "0,1"
|
|
bitfld.long 0x0 9. "TAEIFC1,Clear bit for transfer access error flag of channel 1" "0,1"
|
|
bitfld.long 0x0 8. "SDEIFC1,Clear bit for single data mode exception of channel 1" "0,1"
|
|
bitfld.long 0x0 6. "FEEIFC1,Clear bit for FIFO error and exception of channel 1" "0,1"
|
|
bitfld.long 0x0 5. "FTFIFC0,Clear bit for Full transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 4. "HTFIFC0,Clear bit for half transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 3. "TAEIFC0,Clear bit for transfer access error flag of channel 0" "0,1"
|
|
bitfld.long 0x0 2. "SDEIFC0,Clear bit for single data mode exception of channel 0" "0,1"
|
|
bitfld.long 0x0 0. "FEEIFC0,Clear bit for FIFO error and exception of channel 0" "0,1"
|
|
line.long 0x4 "INTC1,Interrupt flag clear register 1"
|
|
bitfld.long 0x4 27. "FTFIFC7,Clear bit for Full transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 26. "HTFIFC7,Clear bit for half transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 25. "TAEIFC7,Clear bit for transfer access error flag of channel 7" "0,1"
|
|
bitfld.long 0x4 24. "SDEIFC7,Clear bit for single data mode exception of channel 7" "0,1"
|
|
bitfld.long 0x4 22. "FEEIFC7,Clear bit for FIFO error and exception of channel 7" "0,1"
|
|
bitfld.long 0x4 21. "FTFIFC6,Clear bit for Full transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 20. "HTFIFC6,Clear bit for half transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 19. "TAEIFC6,Clear bit for transfer access error flag of channel 6" "0,1"
|
|
bitfld.long 0x4 18. "SDEIFC6,Clear bit for single data mode exception of channel 6" "0,1"
|
|
bitfld.long 0x4 16. "FEEIFC6,Clear bit for FIFO error and exception of channel 6" "0,1"
|
|
bitfld.long 0x4 11. "FTFIFC5,Clear bit for Full transfer finish flag of channel 5" "0,1"
|
|
newline
|
|
bitfld.long 0x4 10. "HTFIFC5,Clear bit for half transfer finish flag of channel 5" "0,1"
|
|
bitfld.long 0x4 9. "TAEIFC5,Clear bit for transfer access error flag of channel 5" "0,1"
|
|
bitfld.long 0x4 8. "SDEIFC5,Clear bit for single data mode exception of channel 5" "0,1"
|
|
bitfld.long 0x4 6. "FEEIFC5,Clear bit for FIFO error and exception of channel 5" "0,1"
|
|
bitfld.long 0x4 5. "FTFIFC4,Clear bit for Full transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 4. "HTFIFC4,Clear bit for half transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 3. "TAEIFC4,Clear bit for transfer access error flag of channel 4" "0,1"
|
|
bitfld.long 0x4 2. "SDEIFC4,Clear bit for single data mode exception of channel 4" "0,1"
|
|
bitfld.long 0x4 0. "FEEIFC4,Clear bit for FIFO error and exception of channel 4" "0,1"
|
|
group.long 0x10++0xBF
|
|
line.long 0x0 "CH0CTL,Channel 0 control register"
|
|
bitfld.long 0x0 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x0 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x0 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x0 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x0 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x0 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x0 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x0 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x0 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x0 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x0 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x0 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x0 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x0 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x0 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x0 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x0 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x4 "CH0CNT,Channel 0 counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x8 "CH0PADDR,Channel 0 peripheral base address register"
|
|
hexmask.long 0x8 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0xC "CH0M0ADDR,Channel 0 memory 0 base address register"
|
|
hexmask.long 0xC 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x10 "CH0M1ADDR,Channel 0 memory 1 base address register"
|
|
hexmask.long 0x10 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x14 "CH0FCTL,Channel 0 FIFO control register"
|
|
bitfld.long 0x14 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x14 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x14 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x14 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x18 "CH1CTL,Channel 1 control register"
|
|
bitfld.long 0x18 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x18 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x18 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x18 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x18 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x18 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x18 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x18 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x18 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x18 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x18 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x18 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x18 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x18 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x18 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x18 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x18 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x18 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x18 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x1C "CH1CNT,Channel 1 counter register"
|
|
hexmask.long.word 0x1C 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x20 "CH1PADDR,Channel 1 peripheral base address register"
|
|
hexmask.long 0x20 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x24 "CH1M0ADDR,Channel 1 memory 0 base address register"
|
|
hexmask.long 0x24 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x28 "CH1M1ADDR,Channel 1 memory 1 base address register"
|
|
hexmask.long 0x28 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x2C "CH1FCTL,Channel 1 FIFO control register"
|
|
bitfld.long 0x2C 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x2C 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x2C 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x2C 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x30 "CH2CTL,Channel 2 control register"
|
|
bitfld.long 0x30 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x30 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x30 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x30 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x30 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x30 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x30 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x30 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x30 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x30 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x30 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x30 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x30 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x30 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x30 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x30 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x30 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x30 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x30 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x34 "CH2CNT,Channel 2 counter register"
|
|
hexmask.long.word 0x34 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x38 "CH2PADDR,Channel 2 peripheral base address register"
|
|
hexmask.long 0x38 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x3C "CH2M0ADDR,Channel 2 memory 0 base address register"
|
|
hexmask.long 0x3C 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x40 "CH2M1ADDR,Channel 2 memory 1 base address register"
|
|
hexmask.long 0x40 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x44 "CH2FCTL,Channel 2 FIFO control register"
|
|
bitfld.long 0x44 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x44 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x44 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x44 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x48 "CH3CTL,Channel 3 control register"
|
|
bitfld.long 0x48 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x48 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x48 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x48 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x48 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x48 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x48 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x48 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x48 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x48 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x48 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x48 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x48 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x48 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x48 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x48 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x48 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x48 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x48 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x4C "CH3CNT,Channel 3 counter register"
|
|
hexmask.long.word 0x4C 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x50 "CH3PADDR,Channel 3 peripheral base address register"
|
|
hexmask.long 0x50 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x54 "CH3M0ADDR,Channel 3 memory 0 base address register"
|
|
hexmask.long 0x54 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x58 "CH3M1ADDR,Channel 3 memory 1 base address register"
|
|
hexmask.long 0x58 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x5C "CH3FCTL,Channel 3 FIFO control register"
|
|
bitfld.long 0x5C 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x5C 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x5C 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x5C 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x60 "CH4CTL,Channel 4 control register"
|
|
bitfld.long 0x60 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x60 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x60 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x60 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x60 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x60 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x60 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x60 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x60 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x60 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x60 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x60 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x60 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x60 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x60 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x60 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x60 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x60 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x60 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x64 "CH4CNT,Channel 4 counter register"
|
|
hexmask.long.word 0x64 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x68 "CH4PADDR,Channel 4 peripheral base address register"
|
|
hexmask.long 0x68 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x6C "CH4M0ADDR,Channel 4 memory 0 base address register"
|
|
hexmask.long 0x6C 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x70 "CH4M1ADDR,Channel 4 memory 1 base address register"
|
|
hexmask.long 0x70 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x74 "CH4FCTL,Channel 4 FIFO control register"
|
|
bitfld.long 0x74 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x74 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x74 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x74 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x78 "CH5CTL,Channel 5 control register"
|
|
bitfld.long 0x78 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x78 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x78 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x78 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x78 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x78 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x78 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x78 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x78 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x78 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x78 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x78 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x78 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x78 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x78 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x78 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x78 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x78 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x78 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x7C "CH5CNT,Channel 5 counter register"
|
|
hexmask.long.word 0x7C 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x80 "CH5PADDR,Channel 5 peripheral base address register"
|
|
hexmask.long 0x80 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x84 "CH5M0ADDR,Channel 5 memory 0 base address register"
|
|
hexmask.long 0x84 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x88 "CH5M1ADDR,Channel 5 memory 1 base address register"
|
|
hexmask.long 0x88 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x8C "CH5FCTL,Channel 5 FIFO control register"
|
|
bitfld.long 0x8C 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x8C 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8C 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x8C 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x90 "CH6CTL,Channel 6 control register"
|
|
bitfld.long 0x90 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x90 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x90 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x90 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x90 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x90 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x90 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x90 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x90 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x90 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x90 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x90 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x90 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x90 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x90 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x90 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x90 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x90 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x90 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x94 "CH6CNT,Channel 6 counter register"
|
|
hexmask.long.word 0x94 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x98 "CH6PADDR,Channel 6 peripheral base address register"
|
|
hexmask.long 0x98 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x9C "CH6M0ADDR,Channel 6 memory 0 base address register"
|
|
hexmask.long 0x9C 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0xA0 "CH6M1ADDR,Channel 6 memory 1 base address register"
|
|
hexmask.long 0xA0 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0xA4 "CH6FCTL,Channel 6 FIFO control register"
|
|
bitfld.long 0xA4 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0xA4 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xA4 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0xA4 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0xA8 "CH7CTL,Channel 7 control register"
|
|
bitfld.long 0xA8 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xA8 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0xA8 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0xA8 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0xA8 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0xA8 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0xA8 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0xA8 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0xA8 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0xA8 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0xA8 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0xA8 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0xA8 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0xA8 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0xA8 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0xA8 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0xA8 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0xA8 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0xAC "CH7CNT,Channel 7 counter register"
|
|
hexmask.long.word 0xAC 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0xB0 "CH7PADDR,Channel 7 peripheral base address register"
|
|
hexmask.long 0xB0 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0xB4 "CH7M0ADDR,Channel 7 memory 0 base address register"
|
|
hexmask.long 0xB4 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0xB8 "CH7M1ADDR,Channel 7 memory 1 base address register"
|
|
hexmask.long 0xB8 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0xBC "CH7FCTL,Channel 7 FIFO control register"
|
|
bitfld.long 0xBC 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0xBC 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xBC 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0xBC 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
tree.end
|
|
tree "DMA1"
|
|
base ad:0x40026400
|
|
rgroup.long 0x0++0x7
|
|
line.long 0x0 "INTF0,Interrupt flag register 0"
|
|
bitfld.long 0x0 27. "FTFIF3,Full Transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 26. "HTFIF3,Half transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 25. "TAEIF3,Transfer access error flag of channel 3" "0,1"
|
|
bitfld.long 0x0 24. "SDEIF3,Single data mode exception of channel 3" "0,1"
|
|
bitfld.long 0x0 22. "FEEIF3,FIFO error and exception of channel 3" "0,1"
|
|
bitfld.long 0x0 21. "FTFIF2,Full Transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 20. "HTFIF2,Half transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 19. "TAEIF2,Transfer access error flag of channel 2" "0,1"
|
|
bitfld.long 0x0 18. "SDEIF2,Single data mode exception of channel 2" "0,1"
|
|
bitfld.long 0x0 16. "FEEIF2,FIFO error and exception of channel 2" "0,1"
|
|
bitfld.long 0x0 11. "FTFIF1,Full Transfer finish flag of channel 1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "HTFIF1,Half transfer finish flag of channel 1" "0,1"
|
|
bitfld.long 0x0 9. "TAEIF1,Transfer access error flag of channel 1" "0,1"
|
|
bitfld.long 0x0 8. "SDEIF1,Single data mode exception of channel 1" "0,1"
|
|
bitfld.long 0x0 6. "FEEIF1,FIFO error and exception of channel 1" "0,1"
|
|
bitfld.long 0x0 5. "FTFIF0,Full Transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 4. "HTFIF0,Half transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 3. "TAEIF0,Transfer access error flag of channel 0" "0,1"
|
|
bitfld.long 0x0 2. "SDEIF0,Single data mode exception of channel 0" "0,1"
|
|
bitfld.long 0x0 0. "FEEIF0,FIFO error and exception of channel 0" "0,1"
|
|
line.long 0x4 "INTF1,Interrupt flag register 1"
|
|
bitfld.long 0x4 27. "FTFIF7,Full Transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 26. "HTFIF7,Half transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 25. "TAEIF7,Transfer access error flag of channel 7" "0,1"
|
|
bitfld.long 0x4 24. "SDEIF7,Single data mode exception of channel 7" "0,1"
|
|
bitfld.long 0x4 22. "FEEIF7,FIFO error and exception of channel 7" "0,1"
|
|
bitfld.long 0x4 21. "FTFIF6,Full Transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 20. "HTFIF6,Half transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 19. "TAEIF6,Transfer access error flag of channel 6" "0,1"
|
|
bitfld.long 0x4 18. "SDEIF6,Single data mode exception of channel 6" "0,1"
|
|
bitfld.long 0x4 16. "FEEIF6,FIFO error and exception of channel 6" "0,1"
|
|
bitfld.long 0x4 11. "FTFIF5,Full Transfer finish flag of channel 5" "0,1"
|
|
newline
|
|
bitfld.long 0x4 10. "HTFIF5,Half transfer finish flag of channel 5" "0,1"
|
|
bitfld.long 0x4 9. "TAEIF5,Transfer access error flag of channel 5" "0,1"
|
|
bitfld.long 0x4 8. "SDEIF5,Single data mode exception of channel 5" "0,1"
|
|
bitfld.long 0x4 6. "FEEIF5,FIFO error and exception of channel 5" "0,1"
|
|
bitfld.long 0x4 5. "FTFIF4,Full Transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 4. "HTFIF4,Half transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 3. "TAEIF4,Transfer access error flag of channel 4" "0,1"
|
|
bitfld.long 0x4 2. "SDEIF4,Single data mode exception of channel 4" "0,1"
|
|
bitfld.long 0x4 0. "FEEIF4,FIFO error and exception of channel 4" "0,1"
|
|
wgroup.long 0x8++0x7
|
|
line.long 0x0 "INTC0,Interrupt flag clear register 0"
|
|
bitfld.long 0x0 27. "FTFIFC3,Clear bit for Full transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 26. "HTFIFC3,Clear bit for half transfer finish flag of channel 3" "0,1"
|
|
bitfld.long 0x0 25. "TAEIFC3,Clear bit for transfer access error flag of channel 3" "0,1"
|
|
bitfld.long 0x0 24. "SDEIFC3,Clear bit for single data mode exception of channel 3" "0,1"
|
|
bitfld.long 0x0 22. "FEEIFC3,Clear bit for FIFO error and exception of channel 3" "0,1"
|
|
bitfld.long 0x0 21. "FTFIFC2,Clear bit for Full transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 20. "HTFIFC2,Clear bit for half transfer finish flag of channel 2" "0,1"
|
|
bitfld.long 0x0 19. "TAEIFC2,Clear bit for transfer access error flag of channel 2" "0,1"
|
|
bitfld.long 0x0 18. "SDEIFC2,Clear bit for single data mode exception of channel 2" "0,1"
|
|
bitfld.long 0x0 16. "FEEIFC2,Clear bit for FIFO error and exception of channel 2" "0,1"
|
|
bitfld.long 0x0 11. "FTFIFC1,Clear bit for Full transfer finish flag of channel 1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "HTFIFC1,Clear bit for half transfer finish flag of channel 1" "0,1"
|
|
bitfld.long 0x0 9. "TAEIFC1,Clear bit for transfer access error flag of channel 1" "0,1"
|
|
bitfld.long 0x0 8. "SDEIFC1,Clear bit for single data mode exception of channel 1" "0,1"
|
|
bitfld.long 0x0 6. "FEEIFC1,Clear bit for FIFO error and exception of channel 1" "0,1"
|
|
bitfld.long 0x0 5. "FTFIFC0,Clear bit for Full transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 4. "HTFIFC0,Clear bit for half transfer finish flag of channel 0" "0,1"
|
|
bitfld.long 0x0 3. "TAEIFC0,Clear bit for transfer access error flag of channel 0" "0,1"
|
|
bitfld.long 0x0 2. "SDEIFC0,Clear bit for single data mode exception of channel 0" "0,1"
|
|
bitfld.long 0x0 0. "FEEIFC0,Clear bit for FIFO error and exception of channel 0" "0,1"
|
|
line.long 0x4 "INTC1,Interrupt flag clear register 1"
|
|
bitfld.long 0x4 27. "FTFIFC7,Clear bit for Full transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 26. "HTFIFC7,Clear bit for half transfer finish flag of channel 7" "0,1"
|
|
bitfld.long 0x4 25. "TAEIFC7,Clear bit for transfer access error flag of channel 7" "0,1"
|
|
bitfld.long 0x4 24. "SDEIFC7,Clear bit for single data mode exception of channel 7" "0,1"
|
|
bitfld.long 0x4 22. "FEEIFC7,Clear bit for FIFO error and exception of channel 7" "0,1"
|
|
bitfld.long 0x4 21. "FTFIFC6,Clear bit for Full transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 20. "HTFIFC6,Clear bit for half transfer finish flag of channel 6" "0,1"
|
|
bitfld.long 0x4 19. "TAEIFC6,Clear bit for transfer access error flag of channel 6" "0,1"
|
|
bitfld.long 0x4 18. "SDEIFC6,Clear bit for single data mode exception of channel 6" "0,1"
|
|
bitfld.long 0x4 16. "FEEIFC6,Clear bit for FIFO error and exception of channel 6" "0,1"
|
|
bitfld.long 0x4 11. "FTFIFC5,Clear bit for Full transfer finish flag of channel 5" "0,1"
|
|
newline
|
|
bitfld.long 0x4 10. "HTFIFC5,Clear bit for half transfer finish flag of channel 5" "0,1"
|
|
bitfld.long 0x4 9. "TAEIFC5,Clear bit for transfer access error flag of channel 5" "0,1"
|
|
bitfld.long 0x4 8. "SDEIFC5,Clear bit for single data mode exception of channel 5" "0,1"
|
|
bitfld.long 0x4 6. "FEEIFC5,Clear bit for FIFO error and exception of channel 5" "0,1"
|
|
bitfld.long 0x4 5. "FTFIFC4,Clear bit for Full transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 4. "HTFIFC4,Clear bit for half transfer finish flag of channel 4" "0,1"
|
|
bitfld.long 0x4 3. "TAEIFC4,Clear bit for transfer access error flag of channel 4" "0,1"
|
|
bitfld.long 0x4 2. "SDEIFC4,Clear bit for single data mode exception of channel 4" "0,1"
|
|
bitfld.long 0x4 0. "FEEIFC4,Clear bit for FIFO error and exception of channel 4" "0,1"
|
|
group.long 0x10++0xBF
|
|
line.long 0x0 "CH0CTL,Channel 0 control register"
|
|
bitfld.long 0x0 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x0 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x0 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x0 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x0 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x0 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x0 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x0 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x0 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x0 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x0 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x0 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x0 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x0 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x0 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x0 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x0 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x4 "CH0CNT,Channel 0 counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x8 "CH0PADDR,Channel 0 peripheral base address register"
|
|
hexmask.long 0x8 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0xC "CH0M0ADDR,Channel 0 memory 0 base address register"
|
|
hexmask.long 0xC 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x10 "CH0M1ADDR,Channel 0 memory 1 base address register"
|
|
hexmask.long 0x10 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x14 "CH0FCTL,Channel 0 FIFO control register"
|
|
bitfld.long 0x14 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x14 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x14 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x14 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x18 "CH1CTL,Channel 1 control register"
|
|
bitfld.long 0x18 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x18 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x18 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x18 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x18 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x18 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x18 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x18 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x18 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x18 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x18 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x18 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x18 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x18 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x18 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x18 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x18 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x18 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x18 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x1C "CH1CNT,Channel 1 counter register"
|
|
hexmask.long.word 0x1C 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x20 "CH1PADDR,Channel 1 peripheral base address register"
|
|
hexmask.long 0x20 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x24 "CH1M0ADDR,Channel 1 memory 0 base address register"
|
|
hexmask.long 0x24 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x28 "CH1M1ADDR,Channel 1 memory 1 base address register"
|
|
hexmask.long 0x28 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x2C "CH1FCTL,Channel 1 FIFO control register"
|
|
bitfld.long 0x2C 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x2C 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x2C 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x2C 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x30 "CH2CTL,Channel 2 control register"
|
|
bitfld.long 0x30 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x30 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x30 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x30 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x30 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x30 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x30 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x30 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x30 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x30 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x30 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x30 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x30 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x30 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x30 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x30 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x30 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x30 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x30 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x34 "CH2CNT,Channel 2 counter register"
|
|
hexmask.long.word 0x34 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x38 "CH2PADDR,Channel 2 peripheral base address register"
|
|
hexmask.long 0x38 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x3C "CH2M0ADDR,Channel 2 memory 0 base address register"
|
|
hexmask.long 0x3C 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x40 "CH2M1ADDR,Channel 2 memory 1 base address register"
|
|
hexmask.long 0x40 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x44 "CH2FCTL,Channel 2 FIFO control register"
|
|
bitfld.long 0x44 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x44 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x44 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x44 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x48 "CH3CTL,Channel 3 control register"
|
|
bitfld.long 0x48 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x48 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x48 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x48 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x48 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x48 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x48 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x48 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x48 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x48 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x48 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x48 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x48 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x48 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x48 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x48 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x48 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x48 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x48 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x4C "CH3CNT,Channel 3 counter register"
|
|
hexmask.long.word 0x4C 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x50 "CH3PADDR,Channel 3 peripheral base address register"
|
|
hexmask.long 0x50 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x54 "CH3M0ADDR,Channel 3 memory 0 base address register"
|
|
hexmask.long 0x54 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x58 "CH3M1ADDR,Channel 3 memory 1 base address register"
|
|
hexmask.long 0x58 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x5C "CH3FCTL,Channel 3 FIFO control register"
|
|
bitfld.long 0x5C 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x5C 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x5C 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x5C 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x60 "CH4CTL,Channel 4 control register"
|
|
bitfld.long 0x60 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x60 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x60 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x60 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x60 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x60 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x60 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x60 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x60 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x60 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x60 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x60 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x60 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x60 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x60 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x60 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x60 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x60 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x60 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x64 "CH4CNT,Channel 4 counter register"
|
|
hexmask.long.word 0x64 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x68 "CH4PADDR,Channel 4 peripheral base address register"
|
|
hexmask.long 0x68 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x6C "CH4M0ADDR,Channel 4 memory 0 base address register"
|
|
hexmask.long 0x6C 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x70 "CH4M1ADDR,Channel 4 memory 1 base address register"
|
|
hexmask.long 0x70 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x74 "CH4FCTL,Channel 4 FIFO control register"
|
|
bitfld.long 0x74 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x74 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x74 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x74 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x78 "CH5CTL,Channel 5 control register"
|
|
bitfld.long 0x78 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x78 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x78 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x78 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x78 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x78 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x78 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x78 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x78 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x78 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x78 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x78 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x78 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x78 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x78 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x78 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x78 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x78 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x78 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x7C "CH5CNT,Channel 5 counter register"
|
|
hexmask.long.word 0x7C 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x80 "CH5PADDR,Channel 5 peripheral base address register"
|
|
hexmask.long 0x80 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x84 "CH5M0ADDR,Channel 5 memory 0 base address register"
|
|
hexmask.long 0x84 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0x88 "CH5M1ADDR,Channel 5 memory 1 base address register"
|
|
hexmask.long 0x88 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0x8C "CH5FCTL,Channel 5 FIFO control register"
|
|
bitfld.long 0x8C 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0x8C 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8C 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0x8C 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0x90 "CH6CTL,Channel 6 control register"
|
|
bitfld.long 0x90 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x90 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0x90 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0x90 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0x90 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0x90 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0x90 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0x90 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0x90 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0x90 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0x90 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0x90 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0x90 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0x90 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0x90 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x90 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0x90 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0x90 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0x90 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0x94 "CH6CNT,Channel 6 counter register"
|
|
hexmask.long.word 0x94 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0x98 "CH6PADDR,Channel 6 peripheral base address register"
|
|
hexmask.long 0x98 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0x9C "CH6M0ADDR,Channel 6 memory 0 base address register"
|
|
hexmask.long 0x9C 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0xA0 "CH6M1ADDR,Channel 6 memory 1 base address register"
|
|
hexmask.long 0xA0 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0xA4 "CH6FCTL,Channel 6 FIFO control register"
|
|
bitfld.long 0xA4 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0xA4 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xA4 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0xA4 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
line.long 0xA8 "CH7CTL,Channel 7 control register"
|
|
bitfld.long 0xA8 25.--27. "PERIEN,Peripheral enable" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xA8 23.--24. "MBURST,Transfer burst type of memory" "0,1,2,3"
|
|
bitfld.long 0xA8 21.--22. "PBURST,Transfer burst type of peripheral" "0,1,2,3"
|
|
bitfld.long 0xA8 19. "MBS,Memory buffer select" "0,1"
|
|
bitfld.long 0xA8 18. "SBMEN,Switch-buffer mode enable" "0,1"
|
|
bitfld.long 0xA8 16.--17. "PRIO,Priority level" "0,1,2,3"
|
|
bitfld.long 0xA8 15. "PAIF,Peripheral address increment fixed" "0,1"
|
|
bitfld.long 0xA8 13.--14. "MWIDTH,Transfer width of memory" "0,1,2,3"
|
|
bitfld.long 0xA8 11.--12. "PWIDTH,Transfer width of peripheral" "0,1,2,3"
|
|
bitfld.long 0xA8 10. "MNAGA,Next address generation algorithm of memory" "0,1"
|
|
bitfld.long 0xA8 9. "PNAGA,Next address generation algorithm of peripheral" "0,1"
|
|
newline
|
|
bitfld.long 0xA8 8. "CMEN,Circulation mode enable" "0,1"
|
|
bitfld.long 0xA8 6.--7. "TM,Transfer mode" "0,1,2,3"
|
|
bitfld.long 0xA8 5. "TFCS,Transfer flow controller select" "0,1"
|
|
bitfld.long 0xA8 4. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0xA8 3. "HTFIE,Enable bit for half transfer finish interrupt" "0,1"
|
|
bitfld.long 0xA8 2. "TAEIE,Enable bit for tranfer access error interrupt" "0,1"
|
|
bitfld.long 0xA8 1. "SDEIE,Enable bit for single data mode exception interrupt" "0,1"
|
|
bitfld.long 0xA8 0. "CHEN,Channel enable" "0,1"
|
|
line.long 0xAC "CH7CNT,Channel 7 counter register"
|
|
hexmask.long.word 0xAC 0.--15. 1. "CNT,Transfer counter"
|
|
line.long 0xB0 "CH7PADDR,Channel 7 peripheral base address register"
|
|
hexmask.long 0xB0 0.--31. 1. "PADDR,Peripheral base address"
|
|
line.long 0xB4 "CH7M0ADDR,Channel 7 memory 0 base address register"
|
|
hexmask.long 0xB4 0.--31. 1. "M0ADDR,Memory 0 base address"
|
|
line.long 0xB8 "CH7M1ADDR,Channel 7 memory 1 base address register"
|
|
hexmask.long 0xB8 0.--31. 1. "M1ADDR,Memory 1 base address"
|
|
line.long 0xBC "CH7FCTL,Channel 7 FIFO control register"
|
|
bitfld.long 0xBC 7. "FEEIE,Enable bit for FIFO error and exception interrupt" "0,1"
|
|
bitfld.long 0xBC 3.--5. "FCNT,FIFO counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0xBC 2. "MDMEN,Multi-data mode enable" "0,1"
|
|
bitfld.long 0xBC 0.--1. "FCCV,FIFO counter critical value" "0,1,2,3"
|
|
tree.end
|
|
tree.end
|
|
tree "ENET (Ethernet)"
|
|
base ad:0x0
|
|
tree "ENET_DMA (Ethernet: DMA Controller)"
|
|
base ad:0x40029000
|
|
group.long 0x0++0x1F
|
|
line.long 0x0 "DMA_BCTL,Ethernet DMA bus control register"
|
|
bitfld.long 0x0 26. "MB,Mixed burst" "0,1"
|
|
bitfld.long 0x0 25. "AA,Address-aligned" "0,1"
|
|
bitfld.long 0x0 24. "FPBL,Four times PGBL mode" "0,1"
|
|
bitfld.long 0x0 23. "UIP,Use independent PGBL" "0,1"
|
|
hexmask.long.byte 0x0 17.--22. 1. "RXDP,Rx DMA PGBL"
|
|
bitfld.long 0x0 16. "FB,Fixed burst" "0,1"
|
|
bitfld.long 0x0 14.--15. "RTPR,RxDMA and TxDMA transfer priority ratio" "0,1,2,3"
|
|
hexmask.long.byte 0x0 8.--13. 1. "PGBL,Programmable burst length"
|
|
bitfld.long 0x0 7. "DFM,Descriptor format mode" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x0 2.--6. 1. "DPSL,Descriptor skip length"
|
|
bitfld.long 0x0 1. "DAB,DMA Arbitration" "0,1"
|
|
bitfld.long 0x0 0. "SWR,Software reset" "0,1"
|
|
line.long 0x4 "DMA_TPEN,Ethernet DMA transmit poll enable"
|
|
hexmask.long 0x4 0.--31. 1. "TPE,Transmit poll enable"
|
|
line.long 0x8 "DMA_RPEN,Ethernet DMA receive poll enable"
|
|
hexmask.long 0x8 0.--31. 1. "RPE,Receive poll enable"
|
|
line.long 0xC "DMA_RDTADDR,Ethernet DMA receive descriptor table address"
|
|
hexmask.long 0xC 0.--31. 1. "SRT,Start address of receive table"
|
|
line.long 0x10 "DMA_TDTADDR,Ethernet DMA transmit descriptor table"
|
|
hexmask.long 0x10 0.--31. 1. "STT,Start address of transmit table"
|
|
line.long 0x14 "DMA_STAT,Ethernet DMA status register"
|
|
rbitfld.long 0x14 29. "TST,Time stamp trigger status" "0,1"
|
|
rbitfld.long 0x14 28. "WUM,WUM status" "0,1"
|
|
rbitfld.long 0x14 27. "MSC,MSC status" "0,1"
|
|
rbitfld.long 0x14 23.--25. "EB,Error bits status" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x14 20.--22. "TP,Transmit process state" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x14 17.--19. "RP,Receive process state" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x14 16. "NI,Normal interrupt summary" "0,1"
|
|
bitfld.long 0x14 15. "AI,Abnormal interrupt summary" "0,1"
|
|
bitfld.long 0x14 14. "ER,Early receive status" "0,1"
|
|
newline
|
|
bitfld.long 0x14 13. "FBE,Fatal bus error status" "0,1"
|
|
bitfld.long 0x14 10. "ET,Early transmit status" "0,1"
|
|
bitfld.long 0x14 9. "RWT,Receive watchdog timeout" "0,1"
|
|
bitfld.long 0x14 8. "RPS,Receive process stopped" "0,1"
|
|
bitfld.long 0x14 7. "RBU,Receive buffer unavailable" "0,1"
|
|
bitfld.long 0x14 6. "RS,Receive status" "0,1"
|
|
bitfld.long 0x14 5. "TU,Transmit underflow status" "0,1"
|
|
bitfld.long 0x14 4. "RO,Receive overflow status" "0,1"
|
|
bitfld.long 0x14 3. "TJT,Transmit jabber timeout" "0,1"
|
|
newline
|
|
bitfld.long 0x14 2. "TBU,Transmit buffer unavailable" "0,1"
|
|
bitfld.long 0x14 1. "TPS,Transmit process stopped" "0,1"
|
|
bitfld.long 0x14 0. "TS,Transmit status" "0,1"
|
|
line.long 0x18 "DMA_CTL,Ethernet DMA control"
|
|
bitfld.long 0x18 26. "DTCERFD,Dropping of TCP/IP checksum error frames disable" "0,1"
|
|
bitfld.long 0x18 25. "RSFD,Receive Store-and-Forward" "0,1"
|
|
bitfld.long 0x18 24. "DAFRF,Disable flushing of received frames" "0,1"
|
|
bitfld.long 0x18 21. "TSFD,Transmit Store-and-Forward" "0,1"
|
|
bitfld.long 0x18 20. "FTF,Flush transmit FIFO" "0,1"
|
|
bitfld.long 0x18 14.--16. "TTHC,Transmit threshold control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x18 13. "STE,Start/stop transmission enable" "0,1"
|
|
bitfld.long 0x18 7. "FERF,Forward error frames" "0,1"
|
|
bitfld.long 0x18 6. "FUF,Forward undersized good frames" "0,1"
|
|
newline
|
|
bitfld.long 0x18 3.--4. "RTHC,Receive threshold control" "0,1,2,3"
|
|
bitfld.long 0x18 2. "OSF,Operate on second frame" "0,1"
|
|
bitfld.long 0x18 1. "SRE,Start/stop receive enable" "0,1"
|
|
line.long 0x1C "DMA_INTEN,Ethernet DMA interrupt enable"
|
|
bitfld.long 0x1C 16. "NIE,Normal interrupt summary" "0,1"
|
|
bitfld.long 0x1C 15. "AIE,Abnormal interrupt summary" "0,1"
|
|
bitfld.long 0x1C 14. "ERIE,Early receive interrupt" "0,1"
|
|
bitfld.long 0x1C 13. "FBEIE,Fatal bus error interrupt" "0,1"
|
|
bitfld.long 0x1C 10. "ETIE,Early transmit interrupt" "0,1"
|
|
bitfld.long 0x1C 9. "RWTIE,receive watchdog timeout interrupt" "0,1"
|
|
bitfld.long 0x1C 8. "RPSIE,Receive process stopped interrupt" "0,1"
|
|
bitfld.long 0x1C 7. "RBUIE,Receive buffer unavailable interrupt" "0,1"
|
|
bitfld.long 0x1C 6. "RIE,Receive interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 5. "TUIE,Transmit underflow interrupt enable" "0,1"
|
|
bitfld.long 0x1C 4. "ROIE,Receive overflow interrupt enable" "0,1"
|
|
bitfld.long 0x1C 3. "TJTIE,Transmit jabber timeout interrupt" "0,1"
|
|
bitfld.long 0x1C 2. "TBUIE,Transmit buffer unavailable interrupt" "0,1"
|
|
bitfld.long 0x1C 1. "TPSIE,Transmit process stopped interrupt" "0,1"
|
|
bitfld.long 0x1C 0. "TIE,Transmit interrupt enable" "0,1"
|
|
rgroup.long 0x20++0x3
|
|
line.long 0x0 "DMA_MFBOCNT,Ethernet DMA missed frame and buffer"
|
|
hexmask.long.word 0x0 17.--27. 1. "MSFA,Missed frames by the"
|
|
hexmask.long.word 0x0 0.--15. 1. "MSFC,Missed frames by the"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "DMA_RSWDC,Ethernet DMA receive state watchdog counter"
|
|
hexmask.long.byte 0x0 0.--7. 1. "WDCFRS,Watchdog counter for receive status (RS)"
|
|
rgroup.long 0x48++0xF
|
|
line.long 0x0 "DMA_CTDADDR,DMA current transmit descriptor address"
|
|
hexmask.long 0x0 0.--31. 1. "TDAP,transmit descriptor address"
|
|
line.long 0x4 "DMA_CRDADDR,Ethernet DMA current receive descriptor address"
|
|
hexmask.long 0x4 0.--31. 1. "RDAP,Receive descriptor address pointer"
|
|
line.long 0x8 "DMA_CTBADDR,Ethernet DMA current transmit buffer address"
|
|
hexmask.long 0x8 0.--31. 1. "TBAP,Transmit buffer address pointer"
|
|
line.long 0xC "DMA_CRBADDR,Ethernet DMA current receive buffer address"
|
|
hexmask.long 0xC 0.--31. 1. "RBAP,receive buffer address"
|
|
tree.end
|
|
tree "ENET_MAC (Ethernet: Media Access Control)"
|
|
base ad:0x40028000
|
|
group.long 0x0++0x1F
|
|
line.long 0x0 "MAC_CFG,Ethernet MAC configuration register"
|
|
bitfld.long 0x0 25. "TFCD,Type Frame CRC Dropping" "0,1"
|
|
bitfld.long 0x0 23. "WDD,Watchdog disable" "0,1"
|
|
bitfld.long 0x0 22. "JBD,Jabber disable" "0,1"
|
|
bitfld.long 0x0 17.--19. "IGBS,Inter frame gap bit selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 16. "CSD,Carrier sense disable" "0,1"
|
|
bitfld.long 0x0 14. "SPD,Fast Ethernet speed" "0,1"
|
|
bitfld.long 0x0 13. "ROD,Receive own disable" "0,1"
|
|
bitfld.long 0x0 12. "LBM,Loopback mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "DPM,Duplex mode" "0,1"
|
|
bitfld.long 0x0 10. "IPFCO,IP frame checksum offload" "0,1"
|
|
bitfld.long 0x0 9. "RTD,Retry disable" "0,1"
|
|
bitfld.long 0x0 7. "APCD,Automatic pad/CRC" "0,1"
|
|
bitfld.long 0x0 5.--6. "BOL,Back-off limit" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DFC,Deferral check" "0,1"
|
|
bitfld.long 0x0 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x0 2. "REN,Receiver enable" "0,1"
|
|
line.long 0x4 "MAC_FRMF,Ethernet MAC frame filter register"
|
|
bitfld.long 0x4 31. "FAR,Frames all receive" "0,1"
|
|
bitfld.long 0x4 10. "HPFLT,Hash or perfect filter" "0,1"
|
|
bitfld.long 0x4 9. "SAFLT,Source address filter" "0,1"
|
|
bitfld.long 0x4 8. "SAIFLT,Source address inverse" "0,1"
|
|
bitfld.long 0x4 6.--7. "PCFRM,Pass control frames" "0,1,2,3"
|
|
bitfld.long 0x4 5. "BFRMD,Broadcast frames disable" "0,1"
|
|
bitfld.long 0x4 4. "MFD,multicast filter disable" "0,1"
|
|
bitfld.long 0x4 3. "DAIFLT,Destination address inverse" "0,1"
|
|
newline
|
|
bitfld.long 0x4 2. "HMF,Hash multicast filter" "0,1"
|
|
bitfld.long 0x4 1. "HUF,Hash unicast filter" "0,1"
|
|
bitfld.long 0x4 0. "PM,Promiscuous mode" "0,1"
|
|
line.long 0x8 "MAC_HLH,Ethernet MAC hash list high"
|
|
hexmask.long 0x8 0.--31. 1. "HLH,Hash list high"
|
|
line.long 0xC "MAC_HLL,Ethernet MAC hash list low"
|
|
hexmask.long 0xC 0.--31. 1. "HLL,Hash list low"
|
|
line.long 0x10 "MAC_PHY_CTL,Ethernet MAC PHY control register"
|
|
hexmask.long.byte 0x10 11.--15. 1. "PA,PHY address"
|
|
hexmask.long.byte 0x10 6.--10. 1. "PR,PHY register"
|
|
bitfld.long 0x10 2.--4. "CLR,Clock range" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 1. "PW,PHY write" "0,1"
|
|
bitfld.long 0x10 0. "PB,PHY busy" "0,1"
|
|
line.long 0x14 "MAC_PHY_DATA,Ethernet MAC MII data register"
|
|
hexmask.long.word 0x14 0.--15. 1. "PD,PHY data"
|
|
line.long 0x18 "MAC_FCTL,Ethernet MAC flow control register"
|
|
hexmask.long.word 0x18 16.--31. 1. "PTM,Pause time"
|
|
bitfld.long 0x18 7. "DZQP,Disable Zero-quanta pause" "0,1"
|
|
bitfld.long 0x18 4.--5. "PLTS,Pause low threshold" "0,1,2,3"
|
|
bitfld.long 0x18 3. "UPFDT,Unicast pause frame detect" "0,1"
|
|
bitfld.long 0x18 2. "RFCEN,Receive flow control" "0,1"
|
|
bitfld.long 0x18 1. "TFCEN,Transmit flow control" "0,1"
|
|
bitfld.long 0x18 0. "FLCB_BKPA,Flow control busy/back pressure" "0,1"
|
|
line.long 0x1C "MAC_VLT,Ethernet MAC VLAN tag register"
|
|
bitfld.long 0x1C 16. "VLTC,12-bit VLAN tag comparison" "0,1"
|
|
hexmask.long.word 0x1C 0.--15. 1. "VLTI,VLAN tag identifier (for receive"
|
|
group.long 0x28++0x7
|
|
line.long 0x0 "MAC_RWFF,Ethernet MAC remote wakeup frame filter"
|
|
line.long 0x4 "MAC_WUM,Ethernet MAC wakeup management register"
|
|
bitfld.long 0x4 31. "WUFFRPR,Wakeup frame filter register pointer" "0,1"
|
|
bitfld.long 0x4 9. "GU,Global unicast" "0,1"
|
|
bitfld.long 0x4 6. "WUFR,Wakeup frame received" "0,1"
|
|
bitfld.long 0x4 5. "MPKR,Magic packet received" "0,1"
|
|
bitfld.long 0x4 2. "WFEN,Wakeup frame enable" "0,1"
|
|
bitfld.long 0x4 1. "MPEN,Magic Packet enable" "0,1"
|
|
bitfld.long 0x4 0. "PWD,Power down" "0,1"
|
|
rgroup.long 0x34++0x7
|
|
line.long 0x0 "MAC_DBG,Ethernet MAC debug register"
|
|
bitfld.long 0x0 25. "TXFF,TxFIFO Full flag" "0,1"
|
|
bitfld.long 0x0 24. "TXFNE,TxFIFO not empty flag" "0,1"
|
|
bitfld.long 0x0 22. "TXFW,TxFIFO is writing" "0,1"
|
|
bitfld.long 0x0 20.--21. "TXFRS,TxFIFO read operation status" "0,1,2,3"
|
|
bitfld.long 0x0 19. "PCS,Pause condition status" "0,1"
|
|
bitfld.long 0x0 17.--18. "SOMT,Status of MAC transmitter" "0,1,2,3"
|
|
bitfld.long 0x0 16. "MTNI,MAC transmit state not idle" "0,1"
|
|
bitfld.long 0x0 8.--9. "RXFS,RxFIFO state" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 5.--6. "RXFRS,RxFIFO read operation status" "0,1,2,3"
|
|
bitfld.long 0x0 4. "RXFW,RxFIFO is writing" "0,1"
|
|
bitfld.long 0x0 1.--2. "RXAFS,Rx asynchronous FIFO status" "0,1,2,3"
|
|
bitfld.long 0x0 0. "MRNI,MAC receive state not idle" "0,1"
|
|
line.long 0x4 "MAC_INTF,Ethernet MAC interrupt flag register"
|
|
bitfld.long 0x4 9. "TMST,Time stamp trigger status" "0,1"
|
|
bitfld.long 0x4 6. "MSCT,MSC transmit status" "0,1"
|
|
bitfld.long 0x4 5. "MSCR,MSC receive status" "0,1"
|
|
bitfld.long 0x4 4. "MSC,MSC status" "0,1"
|
|
bitfld.long 0x4 3. "WUM,WUM status" "0,1"
|
|
group.long 0x3C++0x23
|
|
line.long 0x0 "MAC_INTMSK,Ethernet MAC interrupt mask register"
|
|
bitfld.long 0x0 9. "TMSTIM,Time stamp trigger interrupt" "0,1"
|
|
bitfld.long 0x0 3. "WUMIM,WUM interrupt mask" "0,1"
|
|
line.long 0x4 "MAC_ADDR0H,Ethernet MAC address 0 high register"
|
|
bitfld.long 0x4 31. "MO,Always 1" "0,1"
|
|
hexmask.long.word 0x4 0.--15. 1. "ADDR0H,MAC address0 high"
|
|
line.long 0x8 "MAC_ADDR0L,Ethernet MAC address 0 low"
|
|
hexmask.long 0x8 0.--31. 1. "ADDR0L,MAC address0 low"
|
|
line.long 0xC "MAC_ADDR1H,Ethernet MAC address 1 high register"
|
|
bitfld.long 0xC 31. "AFE,Address filter enable" "0,1"
|
|
bitfld.long 0xC 30. "SAF,Source address filter" "0,1"
|
|
hexmask.long.byte 0xC 24.--29. 1. "MB,Mask byte"
|
|
hexmask.long.word 0xC 0.--15. 1. "ADDR1H,MAC address1 high"
|
|
line.long 0x10 "MAC_ADDR1L,Ethernet MAC address1 low"
|
|
hexmask.long 0x10 0.--31. 1. "ADDR1L,MAC address1 low"
|
|
line.long 0x14 "MAC_ADDR2H,Ethernet MAC address 2 high register"
|
|
bitfld.long 0x14 31. "AFE,Address filter enable" "0,1"
|
|
bitfld.long 0x14 30. "SAF,Source address filter" "0,1"
|
|
hexmask.long.byte 0x14 24.--29. 1. "MB,Mask byte"
|
|
hexmask.long.word 0x14 0.--15. 1. "ADDR2H,Ethernet MAC address 2 high"
|
|
line.long 0x18 "MAC_ADDR2L,Ethernet MAC address 2 low"
|
|
hexmask.long 0x18 0.--31. 1. "ADDR2L,MAC address2 low"
|
|
line.long 0x1C "MAC_ADDR3H,Ethernet MAC address 3 high register"
|
|
bitfld.long 0x1C 31. "AFE,Address filter enable" "0,1"
|
|
bitfld.long 0x1C 30. "SAF,Source address filter" "0,1"
|
|
hexmask.long.byte 0x1C 24.--29. 1. "MB,Mask byte"
|
|
hexmask.long.word 0x1C 0.--15. 1. "ADDR3H,MAC address3 high"
|
|
line.long 0x20 "MAC_ADDR3L,Ethernet MAC address 3 low"
|
|
hexmask.long 0x20 0.--31. 1. "ADDR3L,MAC address3 low"
|
|
tree.end
|
|
tree "ENET_MAC_FCTH (MAC Flow Control Threshold)"
|
|
base ad:0x40029080
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "MAC_FCTH,Ethernet MAC flow control threshold"
|
|
bitfld.long 0x0 4.--6. "RFD,Threshold of deactive flow control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0.--2. "RFA,Threshold of active flow control" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "ENET_MSC (Ethernet: MAC Statistics Counters)"
|
|
base ad:0x40028100
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "MSC_CTL,Ethernet MSC control register"
|
|
bitfld.long 0x0 5. "AFHPM,Almost full or half preset mode" "0,1"
|
|
bitfld.long 0x0 4. "PMC,Preset MSC counter" "0,1"
|
|
bitfld.long 0x0 3. "MCFZ,MSC counter freeze" "0,1"
|
|
bitfld.long 0x0 2. "RTOR,Reset on read" "0,1"
|
|
bitfld.long 0x0 1. "CTSR,Counter stop rollover" "0,1"
|
|
bitfld.long 0x0 0. "CTR,Counter reset" "0,1"
|
|
rgroup.long 0x4++0x7
|
|
line.long 0x0 "MSC_RINTF,Ethernet MSC receive interrupt flag register"
|
|
bitfld.long 0x0 17. "RGUF,Received Good Unicast Frames" "0,1"
|
|
bitfld.long 0x0 6. "RFAE,Received frames alignment error" "0,1"
|
|
bitfld.long 0x0 5. "RFCE,Received frames CRC error" "0,1"
|
|
line.long 0x4 "MSC_TINTF,Ethernet MSC transmit interrupt flag register"
|
|
bitfld.long 0x4 21. "TGF,Transmitted good frames" "0,1"
|
|
bitfld.long 0x4 15. "TGFMSC,Transmitted good frames more single" "0,1"
|
|
bitfld.long 0x4 14. "TGFSC,Transmitted good frames single collision" "0,1"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "MSC_RINTMSK,Ethernet MSC receive interrupt mask register"
|
|
bitfld.long 0x0 17. "RGUFIM,Received good unicast frames interrupt" "0,1"
|
|
bitfld.long 0x0 6. "RFAEIM,Received frames alignment error interrupt" "0,1"
|
|
bitfld.long 0x0 5. "RFCEIM,Received frame CRC error interrupt" "0,1"
|
|
line.long 0x4 "MSC_TINTMSK,Ethernet MSC transmit interrupt mask"
|
|
bitfld.long 0x4 21. "TGFIM,Transmitted good frames interrupt" "0,1"
|
|
bitfld.long 0x4 15. "TGFMSCIM,Transmitted good frames more single interrupt" "0,1"
|
|
bitfld.long 0x4 14. "TGFSCIM,Transmitted good frames single collision interrupt" "0,1"
|
|
rgroup.long 0x4C++0x7
|
|
line.long 0x0 "MSC_SCCNT,Ethernet MSC transmitted good frames after a"
|
|
hexmask.long 0x0 0.--31. 1. "SCC,Transmitted good frames after a single"
|
|
line.long 0x4 "MSC_MSCCNT,Ethernet MSC transmitted good frames after"
|
|
hexmask.long 0x4 0.--31. 1. "MSCC,Transmitted good frames after more than"
|
|
rgroup.long 0x68++0x3
|
|
line.long 0x0 "MSC_TGFCNT,Ethernet MSC transmitted good frames counter"
|
|
hexmask.long 0x0 0.--31. 1. "TGF,Transmitted good frames"
|
|
rgroup.long 0x94++0x7
|
|
line.long 0x0 "MSC_RFCECNT,Ethernet MSC received frames with CRC error"
|
|
hexmask.long 0x0 0.--31. 1. "RFCER,Received frames with CRC error"
|
|
line.long 0x4 "MSC_RFAECNT,Ethernet MSC received frames with alignment"
|
|
hexmask.long 0x4 0.--31. 1. "RFAER,Received frames with alignment error"
|
|
rgroup.long 0xC4++0x3
|
|
line.long 0x0 "MSC_RGUFCNT,MSC received good unicast frames counter"
|
|
hexmask.long 0x0 0.--31. 1. "RGUF,Received good unicast frames"
|
|
tree.end
|
|
tree "ENET_PTP (Ethernet: Precision Time Protocol)"
|
|
base ad:0x40028700
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "PTP_TSCTL,Ethernet PTP time stamp control register"
|
|
bitfld.long 0x0 18. "MAFEN,MAC address filter enable for PTP frame" "0,1"
|
|
bitfld.long 0x0 16.--17. "CKNT,Clock node type for time stamp" "0,1,2,3"
|
|
bitfld.long 0x0 15. "MNMSEN,Received master node message snapshot enable" "0,1"
|
|
bitfld.long 0x0 14. "ETMSEN,Received event type message snapshot enable" "0,1"
|
|
bitfld.long 0x0 13. "IP4SEN,Received IPv4 snapshot enable" "0,1"
|
|
bitfld.long 0x0 12. "IP6SEN,Received IPv6 snapshot enable" "0,1"
|
|
bitfld.long 0x0 11. "ESEN,Received Ethernet snapshot enable" "0,1"
|
|
bitfld.long 0x0 10. "PFSV,PTP frame snooping version" "0,1"
|
|
bitfld.long 0x0 9. "SCROM,Subsecond counter rollover mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "ARFSEN,All received frames snapshot enable" "0,1"
|
|
bitfld.long 0x0 5. "TMSARU,Time stamp addend register" "0,1"
|
|
bitfld.long 0x0 4. "TMSITEN,Time stamp interrupt trigger" "0,1"
|
|
bitfld.long 0x0 3. "TMSSTU,Time stamp system time" "0,1"
|
|
bitfld.long 0x0 2. "TMSSTI,Time stamp system time" "0,1"
|
|
bitfld.long 0x0 1. "TMSFCU,Time stamp fine or coarse" "0,1"
|
|
bitfld.long 0x0 0. "TMSEN,Time stamp enable" "0,1"
|
|
line.long 0x4 "PTP_SSINC,Ethernet PTP subsecond increment"
|
|
hexmask.long.byte 0x4 0.--7. 1. "STMSSI,System time subsecond"
|
|
rgroup.long 0x8++0x7
|
|
line.long 0x0 "PTP_TSH,Ethernet PTP time stamp high"
|
|
hexmask.long 0x0 0.--31. 1. "STMS,System time second"
|
|
line.long 0x4 "PTP_TSL,Ethernet PTP time stamp low register"
|
|
bitfld.long 0x4 31. "STS,System time sign" "0,1"
|
|
hexmask.long 0x4 0.--30. 1. "STMSS,System time subseconds"
|
|
group.long 0x10++0x13
|
|
line.long 0x0 "PTP_TSUH,Ethernet PTP time stamp high update"
|
|
hexmask.long 0x0 0.--31. 1. "TMSUS,Time stamp update second"
|
|
line.long 0x4 "PTP_TSUL,Ethernet PTP time stamp low update register"
|
|
bitfld.long 0x4 31. "TMSUPNS,Time stamp update positive or negative" "0,1"
|
|
hexmask.long 0x4 0.--30. 1. "TMSUSS,Time stamp update"
|
|
line.long 0x8 "PTP_TSADDEND,Ethernet PTP time stamp addend"
|
|
hexmask.long 0x8 0.--31. 1. "TMSA,Time stamp addend"
|
|
line.long 0xC "PTP_ETH,Ethernet PTP expected time high"
|
|
hexmask.long 0xC 0.--31. 1. "ETSH,Expected time stamp high"
|
|
line.long 0x10 "PTP_ETL,Ethernet PTP expected time low"
|
|
hexmask.long 0x10 0.--31. 1. "ETSL,Expected time stamp low"
|
|
rgroup.long 0x28++0x3
|
|
line.long 0x0 "PTP_TSF,Ethernet PTP time stamp flag"
|
|
bitfld.long 0x0 1. "TTM,Target time match" "0,1"
|
|
bitfld.long 0x0 0. "TSSCO,Timestamp second counter overflow" "0,1"
|
|
group.long 0x2C++0x3
|
|
line.long 0x0 "PTP_PPSCTL,Ethernet PTP PPS control"
|
|
hexmask.long.byte 0x0 0.--3. 1. "PPSOFC,PPS output frequency configure"
|
|
tree.end
|
|
tree.end
|
|
tree "EXMC (External Memory Controller)"
|
|
base ad:0xA0000000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "SNCTL0,SRAM/NOR flash control registe 0"
|
|
bitfld.long 0x0 20. "CCK,Consecutive clock" "0,1"
|
|
bitfld.long 0x0 19. "SYNCWR,Synchronous write" "0,1"
|
|
bitfld.long 0x0 16.--18. "CPS,CRAM page size" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 15. "ASYNCWTEN,Asynchronous wait enable" "0,1"
|
|
bitfld.long 0x0 14. "EXMODEN,Extended mode enable" "0,1"
|
|
bitfld.long 0x0 13. "NRWTEN,NWAIT signal enable" "0,1"
|
|
bitfld.long 0x0 12. "WEN,Write enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "NRWTCFG,NWAIT signal configuration only work in synchronous mode" "0,1"
|
|
bitfld.long 0x0 10. "WRAPEN,Wrapped burst mode enable" "0,1"
|
|
bitfld.long 0x0 9. "NRWTPOL,NWAIT signal polarity" "0,1"
|
|
bitfld.long 0x0 8. "SBRSTEN,Synchronous burst enable" "0,1"
|
|
bitfld.long 0x0 6. "NREN,NOR Flash access enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NRW,NOR region memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "NRTP,NOR region memory type" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 1. "NRMUX,NOR region memory address/data multiplexing" "0,1"
|
|
bitfld.long 0x0 0. "NRBKEN,NOR region enable" "0,1"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "SNCTL1,SRAM/NOR flash control registe 1"
|
|
bitfld.long 0x0 20. "CCK,Consecutive clock" "0,1"
|
|
bitfld.long 0x0 19. "SYNCWR,Synchronous write" "0,1"
|
|
bitfld.long 0x0 16.--18. "CPS,CRAM page size" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 15. "ASYNCWTEN,Asynchronous wait enable" "0,1"
|
|
bitfld.long 0x0 14. "EXMODEN,Extended mode enable" "0,1"
|
|
bitfld.long 0x0 13. "NRWTEN,NWAIT signal enable" "0,1"
|
|
bitfld.long 0x0 12. "WEN,Write enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "NRWTCFG,NWAIT signal configuration only work in synchronous mode" "0,1"
|
|
bitfld.long 0x0 10. "WRAPEN,Wrapped burst mode enable" "0,1"
|
|
bitfld.long 0x0 9. "NRWTPOL,NWAIT signal polarity" "0,1"
|
|
bitfld.long 0x0 8. "SBRSTEN,Synchronous burst enable" "0,1"
|
|
bitfld.long 0x0 6. "NREN,NOR Flash access enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NRW,NOR region memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "NRTP,NOR region memory type" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 1. "NRMUX,NOR region memory address/data multiplexing" "0,1"
|
|
bitfld.long 0x0 0. "NRBKEN,NOR region enable" "0,1"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "SNCTL2,SRAM/NOR flash control registe 2"
|
|
bitfld.long 0x0 20. "CCK,Consecutive clock" "0,1"
|
|
bitfld.long 0x0 19. "SYNCWR,Synchronous write" "0,1"
|
|
bitfld.long 0x0 16.--18. "CPS,CRAM page size" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 15. "ASYNCWTEN,Asynchronous wait enable" "0,1"
|
|
bitfld.long 0x0 14. "EXMODEN,Extended mode enable" "0,1"
|
|
bitfld.long 0x0 13. "NRWTEN,NWAIT signal enable" "0,1"
|
|
bitfld.long 0x0 12. "WEN,Write enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "NRWTCFG,NWAIT signal configuration only work in synchronous mode" "0,1"
|
|
bitfld.long 0x0 10. "WRAPEN,Wrapped burst mode enable" "0,1"
|
|
bitfld.long 0x0 9. "NRWTPOL,NWAIT signal polarity" "0,1"
|
|
bitfld.long 0x0 8. "SBRSTEN,Synchronous burst enable" "0,1"
|
|
bitfld.long 0x0 6. "NREN,NOR Flash access enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NRW,NOR region memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "NRTP,NOR region memory type" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 1. "NRMUX,NOR region memory address/data multiplexing" "0,1"
|
|
bitfld.long 0x0 0. "NRBKEN,NOR region enable" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "SNCTL3,SRAM/NOR flash control registe 3"
|
|
bitfld.long 0x0 20. "CCK,Consecutive clock" "0,1"
|
|
bitfld.long 0x0 19. "SYNCWR,Synchronous write" "0,1"
|
|
bitfld.long 0x0 16.--18. "CPS,CRAM page size" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 15. "ASYNCWTEN,Asynchronous wait enable" "0,1"
|
|
bitfld.long 0x0 14. "EXMODEN,Extended mode enable" "0,1"
|
|
bitfld.long 0x0 13. "NRWTEN,NWAIT signal enable" "0,1"
|
|
bitfld.long 0x0 12. "WEN,Write enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "NRWTCFG,NWAIT signal configuration only work in synchronous mode" "0,1"
|
|
bitfld.long 0x0 10. "WRAPEN,Wrapped burst mode enable" "0,1"
|
|
bitfld.long 0x0 9. "NRWTPOL,NWAIT signal polarity" "0,1"
|
|
bitfld.long 0x0 8. "SBRSTEN,Synchronous burst enable" "0,1"
|
|
bitfld.long 0x0 6. "NREN,NOR Flash access enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NRW,NOR region memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "NRTP,NOR region memory type" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 1. "NRMUX,NOR region memory address/data multiplexing" "0,1"
|
|
bitfld.long 0x0 0. "NRBKEN,NOR region enable" "0,1"
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "SNTCFG0,SRAM/NOR flash timing configuration registe 0"
|
|
bitfld.long 0x0 28.--29. "ASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 24.--27. 1. "DLAT,Data latency for NOR Flash. Only valid in synchronous access"
|
|
hexmask.long.byte 0x0 20.--23. 1. "CKDIV,Synchronous clock divide ratio. This filed is only effect in synchronous mode."
|
|
hexmask.long.byte 0x0 16.--19. 1. "BUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "AHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "ASET,Address setup time"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "SNTCFG1,SRAM/NOR flash timing configuration registe 1"
|
|
bitfld.long 0x0 28.--29. "ASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 24.--27. 1. "DLAT,Data latency for NOR Flash. Only valid in synchronous access"
|
|
hexmask.long.byte 0x0 20.--23. 1. "CKDIV,Synchronous clock divide ratio. This filed is only effect in synchronous mode."
|
|
hexmask.long.byte 0x0 16.--19. 1. "BUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "AHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "ASET,Address setup time"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "SNTCFG2,SRAM/NOR flash timing configuration registe 2"
|
|
bitfld.long 0x0 28.--29. "ASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 24.--27. 1. "DLAT,Data latency for NOR Flash. Only valid in synchronous access"
|
|
hexmask.long.byte 0x0 20.--23. 1. "CKDIV,Synchronous clock divide ratio. This filed is only effect in synchronous mode."
|
|
hexmask.long.byte 0x0 16.--19. 1. "BUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "AHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "ASET,Address setup time"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "SNTCFG3,SRAM/NOR flash timing configuration registe 3"
|
|
bitfld.long 0x0 28.--29. "ASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 24.--27. 1. "DLAT,Data latency for NOR Flash. Only valid in synchronous access"
|
|
hexmask.long.byte 0x0 20.--23. 1. "CKDIV,Synchronous clock divide ratio. This filed is only effect in synchronous mode."
|
|
hexmask.long.byte 0x0 16.--19. 1. "BUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "AHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "ASET,Address setup time"
|
|
group.long 0x104++0x3
|
|
line.long 0x0 "SNWTCFG0,SRAM/NOR flash write timing configuration registe 0"
|
|
bitfld.long 0x0 28.--29. "WASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "WBUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "WDSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "WAHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "WASET,Address setup time"
|
|
group.long 0x10C++0x3
|
|
line.long 0x0 "SNWTCFG1,SRAM/NOR flash write timing configuration registe 1"
|
|
bitfld.long 0x0 28.--29. "WASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "WBUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "WDSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "WAHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "WASET,Address setup time"
|
|
group.long 0x114++0x3
|
|
line.long 0x0 "SNWTCFG2,SRAM/NOR flash write timing configuration registe 2"
|
|
bitfld.long 0x0 28.--29. "WASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "WBUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "WDSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "WAHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "WASET,Address setup time"
|
|
group.long 0x11C++0x3
|
|
line.long 0x0 "SNWTCFG3,SRAM/NOR flash write timing configuration registe 3"
|
|
bitfld.long 0x0 28.--29. "WASYNCMOD,Asynchronous access mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "WBUSLAT,Bus latency"
|
|
hexmask.long.byte 0x0 8.--15. 1. "WDSET,Data setup time"
|
|
hexmask.long.byte 0x0 4.--7. 1. "WAHLD,Address hold time"
|
|
hexmask.long.byte 0x0 0.--3. 1. "WASET,Address setup time"
|
|
group.long 0x300++0xF
|
|
line.long 0x0 "SNLATDEC0,SRAM/NOR flash data latency decrease registe 0"
|
|
bitfld.long 0x0 0.--2. "LATDEC,Data latency decrease for NOR Flash. Only valid in synchronous read access." "0,1,2,3,4,5,6,7"
|
|
line.long 0x4 "SNLATDEC1,SRAM/NOR flash data latency decrease registe 1"
|
|
bitfld.long 0x4 0.--2. "LATDEC,Data latency decrease for NOR Flash. Only valid in synchronous read access." "0,1,2,3,4,5,6,7"
|
|
line.long 0x8 "SNLATDEC2,SRAM/NOR flash data latency decrease registe 2"
|
|
bitfld.long 0x8 0.--2. "LATDEC,Data latency decrease for NOR Flash. Only valid in synchronous read access." "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "SNLATDEC3,SRAM/NOR flash data latency decrease registe 3"
|
|
bitfld.long 0xC 0.--2. "LATDEC,Data latency decrease for NOR Flash. Only valid in synchronous read access." "0,1,2,3,4,5,6,7"
|
|
group.long 0x60++0x3
|
|
line.long 0x0 "NPCTL1,NAND flash/PC card control registe 1"
|
|
bitfld.long 0x0 17.--19. "ECCSZ,ECC size" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 13.--16. 1. "ATR,ALE to RE delay"
|
|
hexmask.long.byte 0x0 9.--12. 1. "CTR,CLE to RE delay"
|
|
bitfld.long 0x0 6. "ECCEN,ECC enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NDW,NAND bank memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 3. "NDTP,NAND bank memory type" "0,1"
|
|
bitfld.long 0x0 2. "NDBKEN,NAND bank enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "NDWTEN,Wait function enable" "0,1"
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "NPCTL2,NAND flash/PC card control registe 2"
|
|
bitfld.long 0x0 17.--19. "ECCSZ,ECC size" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 13.--16. 1. "ATR,ALE to RE delay"
|
|
hexmask.long.byte 0x0 9.--12. 1. "CTR,CLE to RE delay"
|
|
bitfld.long 0x0 6. "ECCEN,ECC enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NDW,NAND bank memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 3. "NDTP,NAND bank memory type" "0,1"
|
|
bitfld.long 0x0 2. "NDBKEN,NAND bank enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "NDWTEN,Wait function enable" "0,1"
|
|
group.long 0xA0++0x3
|
|
line.long 0x0 "NPCTL3,NAND flash/PC card control registe 3"
|
|
bitfld.long 0x0 17.--19. "ECCSZ,ECC size" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 13.--16. 1. "ATR,ALE to RE delay"
|
|
hexmask.long.byte 0x0 9.--12. 1. "CTR,CLE to RE delay"
|
|
bitfld.long 0x0 6. "ECCEN,ECC enable" "0,1"
|
|
bitfld.long 0x0 4.--5. "NDW,NAND bank memory data bus width" "0,1,2,3"
|
|
bitfld.long 0x0 3. "NDTP,NAND bank memory type" "0,1"
|
|
bitfld.long 0x0 2. "NDBKEN,NAND bank enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "NDWTEN,Wait function enable" "0,1"
|
|
group.long 0x64++0x3
|
|
line.long 0x0 "NPINTEN1,NAND flash/PC card interrupt enable registe 1"
|
|
bitfld.long 0x0 6. "FFEPT,FIFO empty flag" "0,1"
|
|
bitfld.long 0x0 5. "INTFEN,Falling edge detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "INTHEN,High-level detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "INTREN,Rising edge detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "INTFS,Falling edge flag" "0,1"
|
|
bitfld.long 0x0 1. "INTHS,High-level flag" "0,1"
|
|
bitfld.long 0x0 0. "INTRS,Rsing edge flag" "0,1"
|
|
group.long 0x84++0x3
|
|
line.long 0x0 "NPINTEN2,NAND flash/PC card interrupt enable registe 2"
|
|
bitfld.long 0x0 6. "FFEPT,FIFO empty flag" "0,1"
|
|
bitfld.long 0x0 5. "INTFEN,Falling edge detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "INTHEN,High-level detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "INTREN,Rising edge detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "INTFS,Falling edge flag" "0,1"
|
|
bitfld.long 0x0 1. "INTHS,High-level flag" "0,1"
|
|
bitfld.long 0x0 0. "INTRS,Rsing edge flag" "0,1"
|
|
group.long 0xA4++0x3
|
|
line.long 0x0 "NPINTEN3,NAND flash/PC card interrupt enable registe 3"
|
|
bitfld.long 0x0 6. "FFEPT,FIFO empty flag" "0,1"
|
|
bitfld.long 0x0 5. "INTFEN,Falling edge detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "INTHEN,High-level detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "INTREN,Rising edge detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "INTFS,Falling edge flag" "0,1"
|
|
bitfld.long 0x0 1. "INTHS,High-level flag" "0,1"
|
|
bitfld.long 0x0 0. "INTRS,Rsing edge flag" "0,1"
|
|
group.long 0x68++0x3
|
|
line.long 0x0 "NPCTCFG1,NAND flash/PC card common space timing configuration registe 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "COMHIZ,Common memory data bus HiZ time"
|
|
hexmask.long.byte 0x0 16.--23. 1. "COMHLD,Common memory hold time"
|
|
hexmask.long.byte 0x0 8.--15. 1. "COMWAIT,Common memory wait time"
|
|
hexmask.long.byte 0x0 0.--7. 1. "COMSET,Common memory setup time"
|
|
group.long 0x88++0x3
|
|
line.long 0x0 "NPCTCFG2,NAND flash/PC card common space timing configuration registe 2"
|
|
hexmask.long.byte 0x0 24.--31. 1. "COMHIZ,Common memory data bus HiZ time"
|
|
hexmask.long.byte 0x0 16.--23. 1. "COMHLD,Common memory hold time"
|
|
hexmask.long.byte 0x0 8.--15. 1. "COMWAIT,Common memory wait time"
|
|
hexmask.long.byte 0x0 0.--7. 1. "COMSET,Common memory setup time"
|
|
group.long 0xA8++0x3
|
|
line.long 0x0 "NPCTCFG3,NAND flash/PC card common space timing configuration registe 3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "COMHIZ,Common memory data bus HiZ time"
|
|
hexmask.long.byte 0x0 16.--23. 1. "COMHLD,Common memory hold time"
|
|
hexmask.long.byte 0x0 8.--15. 1. "COMWAIT,Common memory wait time"
|
|
hexmask.long.byte 0x0 0.--7. 1. "COMSET,Common memory setup time"
|
|
group.long 0x6C++0x3
|
|
line.long 0x0 "NPATCFG1,NAND flash/PC card attribute space timing configuration registe 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "ATTHIZ,Attribute memory data bus HiZ time"
|
|
hexmask.long.byte 0x0 16.--23. 1. "ATTHLD,Attribute memory hold time"
|
|
hexmask.long.byte 0x0 8.--15. 1. "ATTWAIT,Attribute memory wait time"
|
|
hexmask.long.byte 0x0 0.--7. 1. "ATTSET,Attribute memory setup time"
|
|
group.long 0x8C++0x3
|
|
line.long 0x0 "NPATCFG2,NAND flash/PC card attribute space timing configuration registe 2"
|
|
hexmask.long.byte 0x0 24.--31. 1. "ATTHIZ,Attribute memory data bus HiZ time"
|
|
hexmask.long.byte 0x0 16.--23. 1. "ATTHLD,Attribute memory hold time"
|
|
hexmask.long.byte 0x0 8.--15. 1. "ATTWAIT,Attribute memory wait time"
|
|
hexmask.long.byte 0x0 0.--7. 1. "ATTSET,Attribute memory setup time"
|
|
group.long 0xAC++0x7
|
|
line.long 0x0 "NPATCFG3,NAND flash/PC card attribute space timing configuration registe 3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "ATTHIZ,Attribute memory data bus HiZ time"
|
|
hexmask.long.byte 0x0 16.--23. 1. "ATTHLD,Attribute memory hold time"
|
|
hexmask.long.byte 0x0 8.--15. 1. "ATTWAIT,Attribute memory wait time"
|
|
hexmask.long.byte 0x0 0.--7. 1. "ATTSET,Attribute memory setup time"
|
|
line.long 0x4 "PIOTCFG3,PC card I/O space timing configuration register"
|
|
hexmask.long.byte 0x4 24.--31. 1. "IOHIZ,IO space data bus HiZ time"
|
|
hexmask.long.byte 0x4 16.--23. 1. "IOHLD,IO space hold time"
|
|
hexmask.long.byte 0x4 8.--15. 1. "IOWAIT,IO space wait time"
|
|
hexmask.long.byte 0x4 0.--7. 1. "IOSET,IO space setup time"
|
|
rgroup.long 0x140++0x7
|
|
line.long 0x0 "SDCTL0,SDRAM control registe 0"
|
|
hexmask.long 0x0 0.--31. 1. "ECC,ECC result"
|
|
line.long 0x4 "SDCTL1,SDRAM control registe 1"
|
|
hexmask.long 0x4 0.--31. 1. "ECC,ECC result"
|
|
group.long 0x148++0x13
|
|
line.long 0x0 "SDTCFG0,SDRAM timing configuration registe 0"
|
|
bitfld.long 0x0 13.--14. "PIPED,Pipeline delay" "0,1,2,3"
|
|
bitfld.long 0x0 12. "BRSTRD,Burst read" "0,1"
|
|
bitfld.long 0x0 10.--11. "SDCLK,SDRAM clock configuration" "0,1,2,3"
|
|
bitfld.long 0x0 9. "WPEN,Write protection enable" "0,1"
|
|
bitfld.long 0x0 7.--8. "CL,CAS Latency" "0,1,2,3"
|
|
bitfld.long 0x0 6. "NBK,Number of banks" "0,1"
|
|
bitfld.long 0x0 4.--5. "SDW,SDRAM data bus width." "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "RAW,Row address bit width" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CAW,Column address bit width" "0,1,2,3"
|
|
line.long 0x4 "SDTCFG1,SDRAM timing configuration registe 1"
|
|
bitfld.long 0x4 13.--14. "PIPED,Pipeline delay" "0,1,2,3"
|
|
bitfld.long 0x4 12. "BRSTRD,Burst read" "0,1"
|
|
bitfld.long 0x4 10.--11. "SDCLK,SDRAM clock configuration" "0,1,2,3"
|
|
bitfld.long 0x4 9. "WPEN,Write protection enable" "0,1"
|
|
bitfld.long 0x4 7.--8. "CL,CAS Latency" "0,1,2,3"
|
|
bitfld.long 0x4 6. "NBK,Number of banks" "0,1"
|
|
bitfld.long 0x4 4.--5. "SDW,SDRAM data bus width." "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x4 2.--3. "RAW,Row address bit width" "0,1,2,3"
|
|
bitfld.long 0x4 0.--1. "CAW,Column address bit width" "0,1,2,3"
|
|
line.long 0x8 "SDCMD,SDRAM command register"
|
|
hexmask.long.byte 0x8 24.--27. 1. "RCD,Row to column delay"
|
|
hexmask.long.byte 0x8 20.--23. 1. "RPD,Row precharge delay"
|
|
hexmask.long.byte 0x8 16.--19. 1. "WRD,Write recovery delay"
|
|
hexmask.long.byte 0x8 12.--15. 1. "ARFD,Auto refresh delay"
|
|
hexmask.long.byte 0x8 8.--11. 1. "RASD,Row address select delay"
|
|
hexmask.long.byte 0x8 4.--7. 1. "XSRD,Exit self-refresh delay"
|
|
hexmask.long.byte 0x8 0.--3. 1. "LMRD,Load mode register delay"
|
|
line.long 0xC "SDARI,SDRAM auto-refresh interval register"
|
|
hexmask.long.word 0xC 9.--21. 1. "MRC,Mode register content"
|
|
hexmask.long.byte 0xC 5.--8. 1. "NARF,Number of successive auto-refresh"
|
|
bitfld.long 0xC 4. "DS0,Device select 0" "0,1"
|
|
bitfld.long 0xC 3. "DS1,Device select 1" "0,1"
|
|
bitfld.long 0xC 0.--2. "CMD,Command" "0,1,2,3,4,5,6,7"
|
|
line.long 0x10 "SDSTAT,SDRAM status register"
|
|
bitfld.long 0x10 14. "REIE,Refresh error interrupt enable" "0,1"
|
|
hexmask.long.word 0x10 1.--13. 1. "ARINTV,Auto-refresh interval"
|
|
bitfld.long 0x10 0. "REC,Refresh error flag clear" "0,1"
|
|
rgroup.long 0x180++0x3
|
|
line.long 0x0 "SDRSCTL,SDRAM read sample control register"
|
|
bitfld.long 0x0 5. "NRDY,Not ready status" "0,1"
|
|
bitfld.long 0x0 3.--4. "STA1,Device1 status" "0,1,2,3"
|
|
bitfld.long 0x0 1.--2. "STA0,Device 0 status" "0,1,2,3"
|
|
bitfld.long 0x0 0. "REIF,Refresh error interrupt flag" "0,1"
|
|
group.long 0x310++0x3
|
|
line.long 0x0 "SINIT,SPI initialization registe"
|
|
hexmask.long.byte 0x0 4.--7. 1. "SDSC,Select the delayed sample clock of read data"
|
|
bitfld.long 0x0 1. "SSCR,Select sample cycle of read data" "0,1"
|
|
bitfld.long 0x0 0. "RSEN,Read sample enable" "0,1"
|
|
group.long 0x320++0x3
|
|
line.long 0x0 "SRCMD,SPI read command registe"
|
|
bitfld.long 0x0 31. "POL,Read data sample polarity." "0,1"
|
|
bitfld.long 0x0 29.--30. "IDL,SPI PSRAM ID Length." "0,1,2,3"
|
|
hexmask.long.byte 0x0 24.--28. 1. "ADRBIT,Bit number of SPI PSRAM address phase."
|
|
bitfld.long 0x0 16.--17. "CMDBIT,Bit number of SPI PSRAM command phase" "0,1,2,3"
|
|
group.long 0x330++0x3
|
|
line.long 0x0 "SWCMD,SPI write command registe"
|
|
bitfld.long 0x0 31. "RDID,Send SPI Read ID Command command code and mode come from RCMD and RMODE." "0,1"
|
|
bitfld.long 0x0 20.--21. "RMODE,SPI PSRAM read command mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "RWAITCYCLE,SPI read wait cycle number after address phase."
|
|
hexmask.long.word 0x0 0.--15. 1. "RCMD,SPI read command for AHB read transfer."
|
|
group.long 0x340++0x3
|
|
line.long 0x0 "SIDL,SPI ID low registe"
|
|
bitfld.long 0x0 31. "SC,Send SPI special command which does not have address and data phase command code and mode come from WCMD and WMODE." "0,1"
|
|
bitfld.long 0x0 20.--21. "WMODE,SPI PSRAM write command mode" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "WWAITCYCLE,SPI write wait cycle number after address phase"
|
|
hexmask.long.word 0x0 0.--15. 1. "WCMD,SPI write command for AHB write transfer"
|
|
group.long 0x350++0x3
|
|
line.long 0x0 "SIDH,SPI ID high registe"
|
|
hexmask.long 0x0 0.--31. 1. "SIDL,ID low data saved for SPI read ID command"
|
|
tree.end
|
|
tree "EXTI (External Interrupt/Event Controller)"
|
|
base ad:0x40013C00
|
|
group.long 0x0++0x17
|
|
line.long 0x0 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x0 25. "INTEN25,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 24. "INTEN24,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 23. "INTEN23,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 22. "INTEN22,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 21. "INTEN21,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 20. "INTEN20,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 19. "INTEN19,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 18. "INTEN18,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 17. "INTEN17,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 16. "INTEN16,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 15. "INTEN15,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 14. "INTEN14,Interrupt enable bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "INTEN13,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 12. "INTEN12,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 11. "INTEN11,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 10. "INTEN10,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 9. "INTEN9,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 8. "INTEN8,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 7. "INTEN7,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 6. "INTEN6,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 5. "INTEN5,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 4. "INTEN4,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 3. "INTEN3,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 2. "INTEN2,Interrupt enable bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "INTEN1,Interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 0. "INTEN0,Interrupt enable bit" "0,1"
|
|
line.long 0x4 "EVEN,Event enable register"
|
|
bitfld.long 0x4 25. "EVEN25,Event enable bit" "0,1"
|
|
bitfld.long 0x4 24. "EVEN24,Event enable bit" "0,1"
|
|
bitfld.long 0x4 23. "EVEN23,Event enable bit" "0,1"
|
|
bitfld.long 0x4 22. "EVEN22,Event enable bit" "0,1"
|
|
bitfld.long 0x4 21. "EVEN21,Event enable bit" "0,1"
|
|
bitfld.long 0x4 20. "EVEN20,Event enable bit" "0,1"
|
|
bitfld.long 0x4 19. "EVEN19,Event enable bit" "0,1"
|
|
bitfld.long 0x4 18. "EVEN18,Event enable bit" "0,1"
|
|
bitfld.long 0x4 17. "EVEN17,Event enable bit" "0,1"
|
|
bitfld.long 0x4 16. "EVEN16,Event enable bit" "0,1"
|
|
bitfld.long 0x4 15. "EVEN15,Event enable bit" "0,1"
|
|
bitfld.long 0x4 14. "EVEN14,Event enable bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 13. "EVEN13,Event enable bit" "0,1"
|
|
bitfld.long 0x4 12. "EVEN12,Event enable bit" "0,1"
|
|
bitfld.long 0x4 11. "EVEN11,Event enable bit" "0,1"
|
|
bitfld.long 0x4 10. "EVEN10,Event enable bit" "0,1"
|
|
bitfld.long 0x4 9. "EVEN9,Event enable bit" "0,1"
|
|
bitfld.long 0x4 8. "EVEN8,Event enable bit" "0,1"
|
|
bitfld.long 0x4 7. "EVEN7,Event enable bit" "0,1"
|
|
bitfld.long 0x4 6. "EVEN6,Event enable bit" "0,1"
|
|
bitfld.long 0x4 5. "EVEN5,Event enable bit" "0,1"
|
|
bitfld.long 0x4 4. "EVEN4,Event enable bit" "0,1"
|
|
bitfld.long 0x4 3. "EVEN3,Event enable bit" "0,1"
|
|
bitfld.long 0x4 2. "EVEN2,Event enable bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "EVEN1,Event enable bit" "0,1"
|
|
bitfld.long 0x4 0. "EVEN0,Event enable bit" "0,1"
|
|
line.long 0x8 "RTEN,Rising edge trigger enable register"
|
|
bitfld.long 0x8 25. "RTEN25,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 24. "RTEN24,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 23. "RTEN23,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 22. "RTEN22,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 21. "RTEN21,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 20. "RTEN20,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 19. "RTEN19,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 18. "RTEN18,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 17. "RTEN17,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 16. "RTEN16,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 15. "RTEN15,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 14. "RTEN14,Rising edge trigger enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 13. "RTEN13,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 12. "RTEN12,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 11. "RTEN11,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 10. "RTEN10,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 9. "RTEN9,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 8. "RTEN8,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 7. "RTEN7,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 6. "RTEN6,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 5. "RTEN5,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 4. "RTEN4,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 3. "RTEN3,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 2. "RTEN2,Rising edge trigger enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "RTEN1,Rising edge trigger enable" "0,1"
|
|
bitfld.long 0x8 0. "RTEN0,Rising edge trigger enable" "0,1"
|
|
line.long 0xC "FTEN,Falling edge trigger enable register"
|
|
bitfld.long 0xC 25. "FTEN25,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 24. "FTEN24,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 23. "FTEN23,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 22. "FTEN22,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 21. "FTEN21,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 20. "FTEN20,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 19. "FTEN19,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 18. "FTEN18,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 17. "FTEN17,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 16. "FTEN16,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 15. "FTEN15,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 14. "FTEN14,Falling edge trigger enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 13. "FTEN13,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 12. "FTEN12,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 11. "FTEN11,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 10. "FTEN10,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 9. "FTEN9,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 8. "FTEN8,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 7. "FTEN7,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 6. "FTEN6,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 5. "FTEN5,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 4. "FTEN4,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 3. "FTEN3,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 2. "FTEN2,Falling edge trigger enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 1. "FTEN1,Falling edge trigger enable" "0,1"
|
|
bitfld.long 0xC 0. "FTEN0,Falling edge trigger enable" "0,1"
|
|
line.long 0x10 "SWIEV,Software interrupt event register"
|
|
bitfld.long 0x10 25. "SWIEV25,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 24. "SWIEV24,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 23. "SWIEV23,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 22. "SWIEV22,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 21. "SWIEV21,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 20. "SWIEV20,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 19. "SWIEV19,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 18. "SWIEV18,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 17. "SWIEV17,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 16. "SWIEV16,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 15. "SWIEV15,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 14. "SWIEV14,Interrupt/Event software trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x10 13. "SWIEV13,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 12. "SWIEV12,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 11. "SWIEV11,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 10. "SWIEV10,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 9. "SWIEV9,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 8. "SWIEV8,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 7. "SWIEV7,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 6. "SWIEV6,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 5. "SWIEV5,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 4. "SWIEV4,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 3. "SWIEV3,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 2. "SWIEV2,Interrupt/Event software trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x10 1. "SWIEV1,Interrupt/Event software trigger" "0,1"
|
|
bitfld.long 0x10 0. "SWIEV0,Interrupt/Event software trigger" "0,1"
|
|
line.long 0x14 "PD,Pending register"
|
|
bitfld.long 0x14 25. "PD25,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 24. "PD24,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 23. "PD23,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 22. "PD22,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 21. "PD21,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 20. "PD20,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 19. "PD19,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 18. "PD18,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 17. "PD17,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 16. "PD16,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 15. "PD15,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 14. "PD14,Interrupt pending status" "0,1"
|
|
newline
|
|
bitfld.long 0x14 13. "PD13,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 12. "PD12,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 11. "PD11,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 10. "PD10,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 9. "PD9,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 8. "PD8,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 7. "PD7,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 6. "PD6,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 5. "PD5,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 4. "PD4,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 3. "PD3,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 2. "PD2,Interrupt pending status" "0,1"
|
|
newline
|
|
bitfld.long 0x14 1. "PD1,Interrupt pending status" "0,1"
|
|
bitfld.long 0x14 0. "PD0,Interrupt pending status" "0,1"
|
|
tree.end
|
|
tree "FMC (Flash Memory Controller)"
|
|
base ad:0x40023C00
|
|
wgroup.long 0x4++0x7
|
|
line.long 0x0 "KEY,Unlock key register"
|
|
hexmask.long 0x0 0.--31. 1. "KEY,FMC_CTL unlock register"
|
|
line.long 0x4 "OBKEY,Option byte unlock key register"
|
|
hexmask.long 0x4 0.--31. 1. "OBKEY,FMC_OBCTLx option byte operation unlock register"
|
|
group.long 0xC++0xF
|
|
line.long 0x0 "STAT,Status register"
|
|
rbitfld.long 0x0 16. "BUSY,The flash is busy bit." "0,1"
|
|
bitfld.long 0x0 8. "RDCERR,Read CBUS protection error flag bit." "0,1"
|
|
bitfld.long 0x0 7. "PGSERR,Program sequence error flag bit." "0,1"
|
|
bitfld.long 0x0 6. "PGMERR,Program size not match error flag bit." "0,1"
|
|
bitfld.long 0x0 5. "PGAERR,Program alignment error flag bit" "0,1"
|
|
bitfld.long 0x0 4. "WPERR,Erase/Program protection error flag bit." "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "LDECCDET,Two bits ECC error flag bit when load code." "0,1"
|
|
bitfld.long 0x0 1. "OPERR,Flash operation error flag bit." "0,1"
|
|
bitfld.long 0x0 0. "END,End of operation flag bit." "0,1"
|
|
line.long 0x4 "CTL,Control register"
|
|
bitfld.long 0x4 31. "LK,FMC_CTL lock bit" "0,1"
|
|
bitfld.long 0x4 30. "RLBP,Read lock block protection for OTP2." "0,1"
|
|
bitfld.long 0x4 29. "NWLDE,Enable no wait time area load when system reset. This bit is only restored by power on reset." "0,1"
|
|
bitfld.long 0x4 26. "LDECCIE,Load code ECC error interrupt enable bit." "0,1"
|
|
bitfld.long 0x4 25. "ERRIE,Error interrupt enable bit." "0,1"
|
|
bitfld.long 0x4 24. "ENDIE,End of operation interrupt enable bit." "0,1"
|
|
newline
|
|
bitfld.long 0x4 16. "START,send erase command to FMC bit." "0,1"
|
|
bitfld.long 0x4 15. "MER1,main flash mass erase for bank1command bit." "0,1"
|
|
bitfld.long 0x4 11. "SN_5,Refer to SN[4:0]." "0,1"
|
|
bitfld.long 0x4 10. "DWPGE,Double word program size bit enable." "0,1"
|
|
bitfld.long 0x4 8.--9. "PSZ,Program size bit when DWPGE=0." "0,1,2,3"
|
|
hexmask.long.byte 0x4 3.--7. 1. "SN_0_4,Select which sector number to be erased."
|
|
newline
|
|
bitfld.long 0x4 2. "MER0,main flash mass erase for bank0 command bit." "0,1"
|
|
bitfld.long 0x4 1. "SER,main flash sector erase command bit." "0,1"
|
|
bitfld.long 0x4 0. "PG,main flash program command bit." "0,1"
|
|
line.long 0x8 "OBCTL0,Option byte control register 0"
|
|
bitfld.long 0x8 31. "DRP,CBUS data read protection bit." "0,1"
|
|
bitfld.long 0x8 29. "NWA,Select no wait time area." "0,1"
|
|
bitfld.long 0x8 28. "ECCEN,ECC enable bit." "0,1"
|
|
hexmask.long.word 0x8 16.--27. 1. "WP0,Erase/program protection of each sector when DRP is 0."
|
|
hexmask.long.byte 0x8 8.--15. 1. "SPC,option byte security protection code."
|
|
bitfld.long 0x8 7. "nRST_STDBY,option byte standby reset value." "0,1"
|
|
newline
|
|
bitfld.long 0x8 6. "nRST_DPSLP,option byte deepsleep reset value." "0,1"
|
|
bitfld.long 0x8 5. "nWDG_HW,option byte watchdog value." "0,1"
|
|
bitfld.long 0x8 4. "BB,option byte boot bank value." "0,1"
|
|
bitfld.long 0x8 2.--3. "BOR_TH,option byte BOR threshold value." "0,1,2,3"
|
|
bitfld.long 0x8 1. "OB_START,send option byte change command to FMC bit." "0,1"
|
|
bitfld.long 0x8 0. "OB_LK,FMC_OBCTLx lock bit" "0,1"
|
|
line.long 0xC "OBCTL1,Option byte control register 1"
|
|
hexmask.long.word 0xC 16.--27. 1. "WP1_0_11,Erase/program protection of each sector when DRP is 0"
|
|
hexmask.long.byte 0xC 8.--15. 1. "WP1_12_19,Erase/program protection of each sector when DRP is 0"
|
|
hexmask.long.byte 0xC 0.--7. 1. "WP0,Erase/program protection of each sector when DRP is 0"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "PECFG,Page erase configuration register"
|
|
bitfld.long 0x0 31. "PE_EN,The enable bit of page erase function" "0,1"
|
|
hexmask.long 0x0 0.--28. 1. "PE_ADDR,Page address (4KB alignment)."
|
|
wgroup.long 0x24++0x3
|
|
line.long 0x0 "PEKEY,Unlock page erase key register"
|
|
hexmask.long 0x0 0.--31. 1. "PE_KEY,FMC_PECFG unlock register"
|
|
group.long 0x28++0xF
|
|
line.long 0x0 "OTP1CFG,OTP1 configuration register"
|
|
hexmask.long.word 0x0 0.--15. 1. "OTP1REN,OTP1 read enable."
|
|
line.long 0x4 "LDECCADDR0,Load code ECC error address0"
|
|
hexmask.long 0x4 0.--31. 1. "LDECCADDR0,ECC two bits error base address (aligned to 64bit) when load code from main flash / bootloader OTP1. Any bits in 64bit may be wrong."
|
|
line.long 0x8 "LDECCADDR1,Load code ECC error address1"
|
|
hexmask.long 0x8 0.--31. 1. "LDECCADDR1,ECC two bits error base address (aligned to 64bit) when load code from main flash / bootloader OTP1. Any bits in 64bit may be wrong."
|
|
line.long 0xC "LDECCADDR2,Load code ECC error address2"
|
|
hexmask.long 0xC 0.--31. 1. "LDECCADDR2,ECC two bits error base address (aligned to 64bit) when load code from main flash / bootloader OTP1. Any bits in 64bit may be wrong."
|
|
rgroup.long 0x40++0x3
|
|
line.long 0x0 "OBSTAT,Option bytes status register"
|
|
bitfld.long 0x0 2. "SPCH,Security protection is level high now." "0,1"
|
|
bitfld.long 0x0 1. "SPCL,Security protection is level low now." "0,1"
|
|
rgroup.long 0x100++0x3
|
|
line.long 0x0 "PID,Product ID register"
|
|
hexmask.long 0x0 0.--31. 1. "PID,Product reserved ID code register"
|
|
group.long 0x200++0xF
|
|
line.long 0x0 "EFUSE_CS,Efuse control and status register"
|
|
bitfld.long 0x0 26. "OVBERIC,Clear bit for overstep boundary error interrupt flag." "0,1"
|
|
bitfld.long 0x0 25. "RDIC,Clear bit for read operation completed interrupt flag." "0,1"
|
|
bitfld.long 0x0 24. "PGIC,Clear bit for program operation completed interrupt flag." "0,1"
|
|
bitfld.long 0x0 22. "OVBERIE,Enable bit for overstep boundary error interrupt." "0,1"
|
|
bitfld.long 0x0 21. "RDIE,Enable bit for read operation completed interrupt." "0,1"
|
|
bitfld.long 0x0 20. "PGIE,Enable bit for program operation completed interrupt." "0,1"
|
|
newline
|
|
rbitfld.long 0x0 18. "OVBERIF,Overstep boundary error flag." "0,1"
|
|
rbitfld.long 0x0 17. "RDIF,Read operation complete flag." "0,1"
|
|
rbitfld.long 0x0 16. "PGIF,Program operation completed flag." "0,1"
|
|
bitfld.long 0x0 2. "EFBYP,Efuse LDO bypass. This bit can be set only when EFSTR is 0. And users should make sure the external voltage supply is stable before seting EFSTR if set this bit. The program voltage should whitin 2.25V~2.75V. And typical voltage is 2.5V." "0,1"
|
|
bitfld.long 0x0 1. "EFRW,The selection of efuse operation." "0,1"
|
|
bitfld.long 0x0 0. "EFSTR,Start efuse operation." "0,1"
|
|
line.long 0x4 "EFUSE_ADDR,Efuse address register"
|
|
hexmask.long.byte 0x4 8.--12. 1. "EFSIZE,Read or write efuse data size."
|
|
hexmask.long.byte 0x4 0.--4. 1. "EFADDR,Read or write efuse data start address."
|
|
line.long 0x8 "EFUSE_CTL,Efuse control register"
|
|
bitfld.long 0x8 7. "LK,EFUSE_CTL register lock bit." "0,1"
|
|
bitfld.long 0x8 6. "UDLK,EFUSE_USER_DATA register lock bit" "0,1"
|
|
bitfld.long 0x8 3. "BTFOSEL,Select Boot from flash or OTP1. This bit actives when NBTSB is 1 or BOOT0 is 0." "0,1"
|
|
bitfld.long 0x8 2. "NBTSB,Not boot from SRAM or bootloader." "0,1"
|
|
bitfld.long 0x8 1. "NDBG,Debugging permission setting." "0,1"
|
|
bitfld.long 0x8 0. "EFSPC,Efuse Security protection. Forbid SPC from no protect to level low." "0,1"
|
|
line.long 0xC "EFUSE_USER_DATA,Efuse user data register"
|
|
hexmask.long.byte 0xC 0.--7. 1. "USERDATA,Efuse USER_DATA value."
|
|
tree.end
|
|
tree "FWDGT (Free Watchdog Timer)"
|
|
base ad:0x40003000
|
|
wgroup.long 0x0++0x3
|
|
line.long 0x0 "FWDGT_CTL,Control register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CMD,Key value"
|
|
group.long 0x4++0x7
|
|
line.long 0x0 "FWDGT_PSC,Prescaler register"
|
|
hexmask.long.byte 0x0 0.--3. 1. "PSC,Free watchdog timer prescaler selection"
|
|
line.long 0x4 "FWDGT_RLD,Reload register"
|
|
hexmask.long.word 0x4 0.--11. 1. "RLD,Free watchdog timer counter reload value"
|
|
rgroup.long 0xC++0x3
|
|
line.long 0x0 "FWDGT_STAT,Status register"
|
|
bitfld.long 0x0 1. "RUD,Free watchdog timer counter reload value update" "0,1"
|
|
bitfld.long 0x0 0. "PUD,Free watchdog timer prescaler value update" "0,1"
|
|
tree.end
|
|
tree "GPIO (General Purpose I/Os)"
|
|
base ad:0x0
|
|
tree "GPIOA"
|
|
base ad:0x40020000
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOB"
|
|
base ad:0x40020400
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOC"
|
|
base ad:0x40020800
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOD"
|
|
base ad:0x40020C00
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOE"
|
|
base ad:0x40021000
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOF"
|
|
base ad:0x40021400
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOG"
|
|
base ad:0x40021800
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOH"
|
|
base ad:0x40021C00
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree "GPIOI"
|
|
base ad:0x40022000
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "CTL,GPIO port control register"
|
|
bitfld.long 0x0 30.--31. "CTL15,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 28.--29. "CTL14,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 26.--27. "CTL13,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 24.--25. "CTL12,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "CTL11,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 20.--21. "CTL10,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "CTL9,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 16.--17. "CTL8,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 14.--15. "CTL7,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 12.--13. "CTL6,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 10.--11. "CTL5,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CTL4,Port x configuration bits (x =" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CTL3,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CTL2,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "CTL1,Port x configuration bits (x =" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CTL0,Port x configuration bits (x =" "0,1,2,3"
|
|
line.long 0x4 "OMODE,GPIO port output mode register"
|
|
bitfld.long 0x4 15. "OM15,Port 15 output mode bit" "0,1"
|
|
bitfld.long 0x4 14. "OM14,Port 14 output mode bit" "0,1"
|
|
bitfld.long 0x4 13. "OM13,Port 13 output mode bit" "0,1"
|
|
bitfld.long 0x4 12. "OM12,Port 12 output mode bit" "0,1"
|
|
bitfld.long 0x4 11. "OM11,Port 11 output mode bit" "0,1"
|
|
bitfld.long 0x4 10. "OM10,Port 10 output mode bit" "0,1"
|
|
bitfld.long 0x4 9. "OM9,Port 9 output mode bit" "0,1"
|
|
bitfld.long 0x4 8. "OM8,Port 8 output mode bit" "0,1"
|
|
bitfld.long 0x4 7. "OM7,Port 7 output mode bit" "0,1"
|
|
bitfld.long 0x4 6. "OM6,Port 6 output mode bit" "0,1"
|
|
bitfld.long 0x4 5. "OM5,Port 5 output mode bit" "0,1"
|
|
bitfld.long 0x4 4. "OM4,Port 4 output mode bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "OM3,Port 3 output mode bit" "0,1"
|
|
bitfld.long 0x4 2. "OM2,Port 2 output mode bit" "0,1"
|
|
bitfld.long 0x4 1. "OM1,Port 1 output mode bit" "0,1"
|
|
bitfld.long 0x4 0. "OM0,Port 0 output mode bit" "0,1"
|
|
line.long 0x8 "OSPD,GPIO port output speed"
|
|
bitfld.long 0x8 30.--31. "OSPD15,Port 15 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 28.--29. "OSPD14,Port 14 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 26.--27. "OSPD13,Port 13 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 24.--25. "OSPD12,Port 12 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "OSPD11,Port 11 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 20.--21. "OSPD10,Port 10 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 18.--19. "OSPD9,Port 9 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 16.--17. "OSPD8,Port 8 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 14.--15. "OSPD7,Port 7 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 12.--13. "OSPD6,Port 6 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 10.--11. "OSPD5,Port 5 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 8.--9. "OSPD4,Port 4 output max speed bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 6.--7. "OSPD3,Port 3 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 4.--5. "OSPD2,Port 2 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 2.--3. "OSPD1,Port 1 output max speed bits" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "OSPD0,Port 0 output max speed bits" "0,1,2,3"
|
|
line.long 0xC "PUD,GPIO port pull-up/pull-down"
|
|
bitfld.long 0xC 30.--31. "PUD15,Port 15 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 28.--29. "PUD14,Port 14 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 26.--27. "PUD13,Port 13 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 24.--25. "PUD12,Port 12 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PUD11,Port 11 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 20.--21. "PUD10,Port 10 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 18.--19. "PUD9,Port 9 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PUD8,Port 8 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 14.--15. "PUD7,Port 7 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 12.--13. "PUD6,Port 6 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 10.--11. "PUD5,Port 5 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 8.--9. "PUD4,Port 4 pull-up or pull-down bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 6.--7. "PUD3,Port 3 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 4.--5. "PUD2,Port 2 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 2.--3. "PUD1,Port 1 pull-up or pull-down bits" "0,1,2,3"
|
|
bitfld.long 0xC 0.--1. "PUD0,Port 0 pull-up or pull-down bits" "0,1,2,3"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "ISTAT,GPIO port input status register"
|
|
bitfld.long 0x0 15. "ISTAT15,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 14. "ISTAT14,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 13. "ISTAT13,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 12. "ISTAT12,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 11. "ISTAT11,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 10. "ISTAT10,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 9. "ISTAT9,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 8. "ISTAT8,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 7. "ISTAT7,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 6. "ISTAT6,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 5. "ISTAT5,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 4. "ISTAT4,Port input status (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ISTAT3,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 2. "ISTAT2,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 1. "ISTAT1,Port input status (y =" "0,1"
|
|
bitfld.long 0x0 0. "ISTAT0,Port input status (y =" "0,1"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "OCTL,GPIO port output control register"
|
|
bitfld.long 0x0 15. "OCTL15,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 14. "OCTL14,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 13. "OCTL13,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 12. "OCTL12,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 11. "OCTL11,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 10. "OCTL10,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 9. "OCTL9,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 8. "OCTL8,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 7. "OCTL7,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 6. "OCTL6,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 5. "OCTL5,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 4. "OCTL4,Port output control (y =" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "OCTL3,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 2. "OCTL2,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 1. "OCTL1,Port output control (y =" "0,1"
|
|
bitfld.long 0x0 0. "OCTL0,Port output control (y =" "0,1"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "BOP,GPIO port bit operate register"
|
|
bitfld.long 0x0 31. "CR15,Port Clear bit 15" "0,1"
|
|
bitfld.long 0x0 30. "CR14,Port Clear bit 14" "0,1"
|
|
bitfld.long 0x0 29. "CR13,Port Clear bit 13" "0,1"
|
|
bitfld.long 0x0 28. "CR12,Port Clear bit 12" "0,1"
|
|
bitfld.long 0x0 27. "CR11,Port Clear bit 11" "0,1"
|
|
bitfld.long 0x0 26. "CR10,Port Clear bit 10" "0,1"
|
|
bitfld.long 0x0 25. "CR9,Port Clear bit 9" "0,1"
|
|
bitfld.long 0x0 24. "CR8,Port Clear bit 8" "0,1"
|
|
bitfld.long 0x0 23. "CR7,Port Clear bit 7" "0,1"
|
|
bitfld.long 0x0 22. "CR6,Port Clear bit 6" "0,1"
|
|
bitfld.long 0x0 21. "CR5,Port Clear bit 5" "0,1"
|
|
bitfld.long 0x0 20. "CR4,Port Clear bit 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CR3,Port Clear bit 3" "0,1"
|
|
bitfld.long 0x0 18. "CR2,Port Clear bit 2" "0,1"
|
|
bitfld.long 0x0 17. "CR1,Port Clear bit 1" "0,1"
|
|
bitfld.long 0x0 16. "CR0,Port Clear bit 0" "0,1"
|
|
bitfld.long 0x0 15. "BOP15,Port Set bit 15" "0,1"
|
|
bitfld.long 0x0 14. "BOP14,Port Set bit 14" "0,1"
|
|
bitfld.long 0x0 13. "BOP13,Port Set bit 13" "0,1"
|
|
bitfld.long 0x0 12. "BOP12,Port Set bit 12" "0,1"
|
|
bitfld.long 0x0 11. "BOP11,Port Set bit 11" "0,1"
|
|
bitfld.long 0x0 10. "BOP10,Port Set bit 10" "0,1"
|
|
bitfld.long 0x0 9. "BOP9,Port Set bit 9" "0,1"
|
|
bitfld.long 0x0 8. "BOP8,Port Set bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "BOP7,Port Set bit 7" "0,1"
|
|
bitfld.long 0x0 6. "BOP6,Port Set bit 6" "0,1"
|
|
bitfld.long 0x0 5. "BOP5,Port Set bit 5" "0,1"
|
|
bitfld.long 0x0 4. "BOP4,Port Set bit 4" "0,1"
|
|
bitfld.long 0x0 3. "BOP3,Port Set bit 3" "0,1"
|
|
bitfld.long 0x0 2. "BOP2,Port Set bit 2" "0,1"
|
|
bitfld.long 0x0 1. "BOP1,Port Set bit 1" "0,1"
|
|
bitfld.long 0x0 0. "BOP0,Port Set bit 0" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "LOCK,GPIO port configuration lock"
|
|
bitfld.long 0x0 16. "LKK,Lock sequence key" "0,1"
|
|
bitfld.long 0x0 15. "LK15,Port Lock bit 15" "0,1"
|
|
bitfld.long 0x0 14. "LK14,Port Lock bit 14" "0,1"
|
|
bitfld.long 0x0 13. "LK13,Port Lock bit 13" "0,1"
|
|
bitfld.long 0x0 12. "LK12,Port Lock bit 12" "0,1"
|
|
bitfld.long 0x0 11. "LK11,Port Lock bit 11" "0,1"
|
|
bitfld.long 0x0 10. "LK10,Port Lock bit 10" "0,1"
|
|
bitfld.long 0x0 9. "LK9,Port Lock bit 9" "0,1"
|
|
bitfld.long 0x0 8. "LK8,Port Lock bit 8" "0,1"
|
|
bitfld.long 0x0 7. "LK7,Port Lock bit 7" "0,1"
|
|
bitfld.long 0x0 6. "LK6,Port Lock bit 6" "0,1"
|
|
bitfld.long 0x0 5. "LK5,Port Lock bit 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LK4,Port Lock bit 4" "0,1"
|
|
bitfld.long 0x0 3. "LK3,Port Lock bit 3" "0,1"
|
|
bitfld.long 0x0 2. "LK2,Port Lock bit 2" "0,1"
|
|
bitfld.long 0x0 1. "LK1,Port Lock bit 1" "0,1"
|
|
bitfld.long 0x0 0. "LK0,Port Lock bit 0" "0,1"
|
|
line.long 0x4 "AFSEL0,GPIO alternate function selected register 0"
|
|
hexmask.long.byte 0x4 28.--31. 1. "SEL7,Port 7 alternate function selected"
|
|
hexmask.long.byte 0x4 24.--27. 1. "SEL6,Port 6 alternate function selected"
|
|
hexmask.long.byte 0x4 20.--23. 1. "SEL5,Port 5 alternate function selected"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SEL4,Port 4 alternate function selected"
|
|
hexmask.long.byte 0x4 12.--15. 1. "SEL3,Port 3 alternate function selected"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SEL2,Port 2 alternate function selected"
|
|
hexmask.long.byte 0x4 4.--7. 1. "SEL1,Port 1 alternate function selected"
|
|
hexmask.long.byte 0x4 0.--3. 1. "SEL0,Port 0 alternate function selected"
|
|
line.long 0x8 "AFSEL1,GPIO alternate function selected register 1"
|
|
hexmask.long.byte 0x8 28.--31. 1. "SEL15,Port 15 alternate function selected"
|
|
hexmask.long.byte 0x8 24.--27. 1. "SEL14,Port 14 alternate function selected"
|
|
hexmask.long.byte 0x8 20.--23. 1. "SEL13,Port 13 alternate function selected"
|
|
hexmask.long.byte 0x8 16.--19. 1. "SEL12,Port 12 alternate function selected"
|
|
hexmask.long.byte 0x8 12.--15. 1. "SEL11,Port 11 alternate function selected"
|
|
hexmask.long.byte 0x8 8.--11. 1. "SEL10,Port 10 alternate function selected"
|
|
hexmask.long.byte 0x8 4.--7. 1. "SEL9,Port 9 alternate function selected"
|
|
hexmask.long.byte 0x8 0.--3. 1. "SEL8,Port 8 alternate function selected"
|
|
wgroup.long 0x28++0x7
|
|
line.long 0x0 "BC,Bit clear register"
|
|
bitfld.long 0x0 15. "CR15,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 14. "CR14,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 13. "CR13,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 12. "CR12,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 11. "CR11,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 10. "CR10,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 9. "CR9,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 8. "CR8,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 7. "CR7,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 6. "CR6,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 5. "CR5,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 4. "CR4,Port cleat bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "CR3,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 2. "CR2,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 1. "CR1,Port cleat bit" "0,1"
|
|
bitfld.long 0x0 0. "CR0,Port cleat bit" "0,1"
|
|
line.long 0x4 "TG,Port bit toggle register"
|
|
bitfld.long 0x4 15. "TG15,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 14. "TG14,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 13. "TG13,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 12. "TG12,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 11. "TG11,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 10. "TG10,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 9. "TG9,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 8. "TG8,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 7. "TG7,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 6. "TG6,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 5. "TG5,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 4. "TG4,Port toggle bit" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TG3,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 2. "TG2,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 1. "TG1,Port toggle bit" "0,1"
|
|
bitfld.long 0x4 0. "TG0,Port toggle bit" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "HAU (Hash Acceleration Unit)"
|
|
base ad:0x50060400
|
|
group.long 0x0++0xB
|
|
line.long 0x0 "CTL,HAU control register"
|
|
bitfld.long 0x0 18. "ALGM_1,Algorithm selection bit 1" "0,1"
|
|
bitfld.long 0x0 16. "KLM,Key length mode" "0,1"
|
|
bitfld.long 0x0 13. "MDS,Multiple DMA Selection" "0,1"
|
|
rbitfld.long 0x0 12. "DINE,DI register not empty" "0,1"
|
|
hexmask.long.byte 0x0 8.--11. 1. "NWIF,Number of words in the input FIFO"
|
|
bitfld.long 0x0 7. "ALGM_0,Algorithm selection bit 0" "0,1"
|
|
bitfld.long 0x0 6. "HMS,HAU mode selection must be changed when no computation is processing" "0,1"
|
|
bitfld.long 0x0 4.--5. "DATAM,Data type mode" "0,1,2,3"
|
|
bitfld.long 0x0 3. "DMAE,DMA enable" "0,1"
|
|
bitfld.long 0x0 2. "START,Start the digest calculation" "0,1"
|
|
line.long 0x4 "DI,HAU data input register"
|
|
hexmask.long 0x4 0.--31. 1. "DI,Message data input"
|
|
line.long 0x8 "CFG,HAU configuration register"
|
|
bitfld.long 0x8 8. "CALEN,Digest calculation enable" "0,1"
|
|
hexmask.long.byte 0x8 0.--4. 1. "VBL,Valid bits length in the last word"
|
|
rgroup.long 0xC++0x13
|
|
line.long 0x0 "DO0,HAU data output register 0"
|
|
hexmask.long 0x0 0.--31. 1. "DO0,Messagedigest result of hash algorithm"
|
|
line.long 0x4 "DO1,HAU data output register 1"
|
|
hexmask.long 0x4 0.--31. 1. "DO1,Messagedigest result of hash algorithm"
|
|
line.long 0x8 "DO2,HAU data output register 2"
|
|
hexmask.long 0x8 0.--31. 1. "DO2,Messagedigest result of hash algorithm"
|
|
line.long 0xC "DO3,HAU data output register 3"
|
|
hexmask.long 0xC 0.--31. 1. "DO3,Messagedigest result of hash algorithm"
|
|
line.long 0x10 "DO4,HAU data output register 4"
|
|
hexmask.long 0x10 0.--31. 1. "DO4,Messagedigest result of hash algorithm"
|
|
rgroup.long 0x324++0xB
|
|
line.long 0x0 "DO5,HAU data output register 5"
|
|
hexmask.long 0x0 0.--31. 1. "DO5,Messagedigest result of hash algorithm"
|
|
line.long 0x4 "DO6,HAU data output register 6"
|
|
hexmask.long 0x4 0.--31. 1. "DO6,Messagedigest result of hash algorithm"
|
|
line.long 0x8 "DO7,HAU data output register 7"
|
|
hexmask.long 0x8 0.--31. 1. "DO7,Messagedigest result of hash algorithm"
|
|
group.long 0x20++0x7
|
|
line.long 0x0 "INTEN,HAU interrupt enable register"
|
|
bitfld.long 0x0 1. "CCIE,Calculation completion interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "DIIE,Data input interrupt enable" "0,1"
|
|
line.long 0x4 "STAT,HAU status and flag register"
|
|
rbitfld.long 0x4 3. "BUSY,Busy bit" "0,1"
|
|
rbitfld.long 0x4 2. "DMAS,DMA status" "0,1"
|
|
bitfld.long 0x4 1. "CCF,Digest calculation completion flag" "0,1"
|
|
bitfld.long 0x4 0. "DIF,Data input flag" "0,1"
|
|
group.long 0xF8++0xD7
|
|
line.long 0x0 "CTXS0,Context switch register 0"
|
|
hexmask.long 0x0 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x4 "CTXS1,Context switch register 1"
|
|
hexmask.long 0x4 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x8 "CTXS2,Context switch register 2"
|
|
hexmask.long 0x8 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xC "CTXS3,Context switch register 3"
|
|
hexmask.long 0xC 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x10 "CTXS4,Context switch register 4"
|
|
hexmask.long 0x10 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x14 "CTXS5,Context switch register 5"
|
|
hexmask.long 0x14 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x18 "CTXS6,Context switch register 6"
|
|
hexmask.long 0x18 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x1C "CTXS7,Context switch register 7"
|
|
hexmask.long 0x1C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x20 "CTXS8,Context switch register 8"
|
|
hexmask.long 0x20 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x24 "CTXS9,Context switch register 9"
|
|
hexmask.long 0x24 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x28 "CTXS10,Context switch register 10"
|
|
hexmask.long 0x28 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x2C "CTXS11,Context switch register 11"
|
|
hexmask.long 0x2C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x30 "CTXS12,Context switch register 12"
|
|
hexmask.long 0x30 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x34 "CTXS13,Context switch register 13"
|
|
hexmask.long 0x34 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x38 "CTXS14,Context switch register 14"
|
|
hexmask.long 0x38 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x3C "CTXS15,Context switch register 15"
|
|
hexmask.long 0x3C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x40 "CTXS16,Context switch register 16"
|
|
hexmask.long 0x40 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x44 "CTXS17,Context switch register 17"
|
|
hexmask.long 0x44 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x48 "CTXS18,Context switch register 18"
|
|
hexmask.long 0x48 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x4C "CTXS19,Context switch register 19"
|
|
hexmask.long 0x4C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x50 "CTXS20,Context switch register 20"
|
|
hexmask.long 0x50 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x54 "CTXS21,Context switch register 21"
|
|
hexmask.long 0x54 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x58 "CTXS22,Context switch register 22"
|
|
hexmask.long 0x58 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x5C "CTXS23,Context switch register 23"
|
|
hexmask.long 0x5C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x60 "CTXS24,Context switch register 24"
|
|
hexmask.long 0x60 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x64 "CTXS25,Context switch register 25"
|
|
hexmask.long 0x64 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x68 "CTXS26,Context switch register 26"
|
|
hexmask.long 0x68 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x6C "CTXS27,Context switch register 27"
|
|
hexmask.long 0x6C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x70 "CTXS28,Context switch register 28"
|
|
hexmask.long 0x70 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x74 "CTXS29,Context switch register 29"
|
|
hexmask.long 0x74 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x78 "CTXS30,Context switch register 30"
|
|
hexmask.long 0x78 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x7C "CTXS31,Context switch register 31"
|
|
hexmask.long 0x7C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x80 "CTXS32,Context switch register 32"
|
|
hexmask.long 0x80 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x84 "CTXS33,Context switch register 33"
|
|
hexmask.long 0x84 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x88 "CTXS34,Context switch register 34"
|
|
hexmask.long 0x88 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x8C "CTXS35,Context switch register 35"
|
|
hexmask.long 0x8C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x90 "CTXS36,Context switch register 36"
|
|
hexmask.long 0x90 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x94 "CTXS37,Context switch register 37"
|
|
hexmask.long 0x94 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x98 "CTXS38,Context switch register 38"
|
|
hexmask.long 0x98 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0x9C "CTXS39,Context switch register 39"
|
|
hexmask.long 0x9C 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xA0 "CTXS40,Context switch register 40"
|
|
hexmask.long 0xA0 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xA4 "CTXS41,Context switch register 41"
|
|
hexmask.long 0xA4 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xA8 "CTXS42,Context switch register 42"
|
|
hexmask.long 0xA8 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xAC "CTXS43,Context switch register 43"
|
|
hexmask.long 0xAC 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xB0 "CTXS44,Context switch register 44"
|
|
hexmask.long 0xB0 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xB4 "CTXS45,Context switch register 45"
|
|
hexmask.long 0xB4 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xB8 "CTXS46,Context switch register 46"
|
|
hexmask.long 0xB8 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xBC "CTXS47,Context switch register 47"
|
|
hexmask.long 0xBC 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xC0 "CTXS48,Context switch register 48"
|
|
hexmask.long 0xC0 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xC4 "CTXS49,Context switch register 49"
|
|
hexmask.long 0xC4 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xC8 "CTXS50,Context switch register 50"
|
|
hexmask.long 0xC8 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xCC "CTXS51,Context switch register 51"
|
|
hexmask.long 0xCC 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xD0 "CTXS52,Context switch register 52"
|
|
hexmask.long 0xD0 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
line.long 0xD4 "CTXS53,Context switch register 53"
|
|
hexmask.long 0xD4 0.--31. 1. "CTX,The complete internal status of the HAU core."
|
|
tree.end
|
|
tree "I2C (Inter-Integrated Circuit Interface)"
|
|
base ad:0x0
|
|
tree "I2C0"
|
|
base ad:0x40005400
|
|
group.long 0x0++0x17
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "SRESET,Software resets I2C" "0,1"
|
|
bitfld.long 0x0 13. "SALT,SMBus Alert" "0,1"
|
|
bitfld.long 0x0 12. "PECTRANS,PEC transfer" "0,1"
|
|
bitfld.long 0x0 11. "POAP,Position of ACK and PEC when receiving" "0,1"
|
|
bitfld.long 0x0 10. "ACKEN,Whether or not to send an ACK" "0,1"
|
|
bitfld.long 0x0 9. "STOP,Generate a STOP signal on I2C bus" "0,1"
|
|
bitfld.long 0x0 8. "START,Generate a START signal on I2C bus" "0,1"
|
|
bitfld.long 0x0 7. "SS,Whether to stretch SCL low when data is not ready in slave mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "GCEN,Whether or not to response to a General Call (0x00)" "0,1"
|
|
bitfld.long 0x0 5. "PECEN,PEC calculation enable" "0,1"
|
|
bitfld.long 0x0 4. "ARPEN,ARP protocol enable in SMBus mode" "0,1"
|
|
bitfld.long 0x0 3. "SMBSEL,SMBus type selection" "0,1"
|
|
bitfld.long 0x0 1. "SMBEN,SMBus/I2C mode switch" "0,1"
|
|
bitfld.long 0x0 0. "I2CEN,I2C peripheral enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 12. "DMALST,DMA last transfer configure" "0,1"
|
|
bitfld.long 0x4 11. "DMAON,DMA mode switch" "0,1"
|
|
bitfld.long 0x4 10. "BUFIE,Buffer interrupt enable" "0,1"
|
|
bitfld.long 0x4 9. "EVIE,Event interrupt enable" "0,1"
|
|
bitfld.long 0x4 8. "ERRIE,Error interrupt enable" "0,1"
|
|
hexmask.long.byte 0x4 0.--5. 1. "I2CCLK,I2C peripheral clock frequency"
|
|
line.long 0x8 "SADDR0,Slave address register 0"
|
|
bitfld.long 0x8 15. "ADDFORMAT,Address format for the I2C slave" "0,1"
|
|
bitfld.long 0x8 8.--9. "ADDRESS_8_9,Highest two bits of a 10-bit address" "0,1,2,3"
|
|
hexmask.long.byte 0x8 1.--7. 1. "ADDRESS_1_7,7-bit address or bits 7:1 of a 10-bit address"
|
|
bitfld.long 0x8 0. "ADDRESS0,Bit 0 of a 10-bit address" "0,1"
|
|
line.long 0xC "SADDR1,Slave address register 1"
|
|
hexmask.long.byte 0xC 1.--7. 1. "ADDRESS2,The second I2C address for the slave in Dual-Address mode"
|
|
bitfld.long 0xC 0. "DUADEN,Dual-Address mode enable" "0,1"
|
|
line.long 0x10 "DATA,Transfer buffer register"
|
|
hexmask.long.byte 0x10 0.--7. 1. "TRB,Transmission or reception data buffer"
|
|
line.long 0x14 "STAT0,Transfer status register 0"
|
|
bitfld.long 0x14 15. "SMBALT,SMBus Alert status" "0,1"
|
|
bitfld.long 0x14 14. "SMBTO,Timeout signal in SMBus mode" "0,1"
|
|
bitfld.long 0x14 12. "PECERR,PEC error when receiving data" "0,1"
|
|
bitfld.long 0x14 11. "OUERR,Over-run or under-run situation occurs in slave mode when SCL stretching is disabled" "0,1"
|
|
bitfld.long 0x14 10. "AERR,Acknowledge error" "0,1"
|
|
bitfld.long 0x14 9. "LOSTARB,Arbitration lost in master mode" "0,1"
|
|
bitfld.long 0x14 8. "BERR,Bus error" "0,1"
|
|
rbitfld.long 0x14 7. "TBE,I2C_DATA is empty during transmitting" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 6. "RBNE,I2C_DATA is not empty during receiving" "0,1"
|
|
rbitfld.long 0x14 4. "STPDET,STOP signal is detected in slave mode" "0,1"
|
|
rbitfld.long 0x14 3. "ADD10SEND,Header of 10-bit address is sent in master mode" "0,1"
|
|
rbitfld.long 0x14 2. "BTC,Byte transmission is completed" "0,1"
|
|
rbitfld.long 0x14 1. "ADDSEND,Address is sent and ACK is received in master mode or address is received and matches with its own address in slave mode" "0,1"
|
|
rbitfld.long 0x14 0. "SBSEND,START signal is sent out in master mode" "0,1"
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "STAT1,Transfer status register 1"
|
|
hexmask.long.byte 0x0 8.--15. 1. "PECV,Packet Error Checking value that calculated by hardware when PEC is enabled"
|
|
bitfld.long 0x0 7. "DUMODF,Dual flag in slave mode indicates which address matches with the address in Dual-Address mode" "0,1"
|
|
bitfld.long 0x0 6. "HSTSMB,SMBus host header detected in slave mode" "0,1"
|
|
bitfld.long 0x0 5. "DEFSMB,Default address of SMBus device" "0,1"
|
|
bitfld.long 0x0 4. "RXGC,General call address (0x00) received" "0,1"
|
|
bitfld.long 0x0 2. "TR,Transmitter or receiver" "0,1"
|
|
bitfld.long 0x0 1. "I2CBSY,Busy flag" "0,1"
|
|
bitfld.long 0x0 0. "MASTER,A flag indicating whether I2C block is in master or slave mode" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "CKCFG,Clock configure register"
|
|
bitfld.long 0x0 15. "FAST,I2C speed selection in master mode" "0,1"
|
|
bitfld.long 0x0 14. "DTCY,Duty cycle in fast mode" "0,1"
|
|
hexmask.long.word 0x0 0.--11. 1. "CLKC,I2C clock control in master mode"
|
|
line.long 0x4 "RT,Rise time register"
|
|
hexmask.long.byte 0x4 0.--5. 1. "RISETIME,Maximum rise time in master mode"
|
|
line.long 0x8 "FCTL,Filter control register"
|
|
bitfld.long 0x8 4. "AFD,Analog noise filter disable" "0,1"
|
|
hexmask.long.byte 0x8 0.--3. 1. "DF,Digital noise filter"
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "SAMCS,SAM control and status register"
|
|
bitfld.long 0x0 15. "RFR,Rxframe rise flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 14. "RFF,Rxframe fall flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 13. "TFR,Txframe rise flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 12. "TFF,Txframe fall flag cleared by software by writing 0" "0,1"
|
|
rbitfld.long 0x0 9. "RXF,Level of rxframe signal" "0,1"
|
|
rbitfld.long 0x0 8. "TXF,Level of txframe signal" "0,1"
|
|
bitfld.long 0x0 7. "RFRIE,Rxframe rise interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "RFFIE,Rxframe fall interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "TFRIE,Txframe rise interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "TFFIE,Txframe fall interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "STOEN,SAM_V interface timeout detect enable" "0,1"
|
|
bitfld.long 0x0 0. "SAMEN,SAM_V interface enable" "0,1"
|
|
tree.end
|
|
tree "I2C1"
|
|
base ad:0x40005800
|
|
group.long 0x0++0x17
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "SRESET,Software resets I2C" "0,1"
|
|
bitfld.long 0x0 13. "SALT,SMBus Alert" "0,1"
|
|
bitfld.long 0x0 12. "PECTRANS,PEC transfer" "0,1"
|
|
bitfld.long 0x0 11. "POAP,Position of ACK and PEC when receiving" "0,1"
|
|
bitfld.long 0x0 10. "ACKEN,Whether or not to send an ACK" "0,1"
|
|
bitfld.long 0x0 9. "STOP,Generate a STOP signal on I2C bus" "0,1"
|
|
bitfld.long 0x0 8. "START,Generate a START signal on I2C bus" "0,1"
|
|
bitfld.long 0x0 7. "SS,Whether to stretch SCL low when data is not ready in slave mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "GCEN,Whether or not to response to a General Call (0x00)" "0,1"
|
|
bitfld.long 0x0 5. "PECEN,PEC calculation enable" "0,1"
|
|
bitfld.long 0x0 4. "ARPEN,ARP protocol enable in SMBus mode" "0,1"
|
|
bitfld.long 0x0 3. "SMBSEL,SMBus type selection" "0,1"
|
|
bitfld.long 0x0 1. "SMBEN,SMBus/I2C mode switch" "0,1"
|
|
bitfld.long 0x0 0. "I2CEN,I2C peripheral enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 12. "DMALST,DMA last transfer configure" "0,1"
|
|
bitfld.long 0x4 11. "DMAON,DMA mode switch" "0,1"
|
|
bitfld.long 0x4 10. "BUFIE,Buffer interrupt enable" "0,1"
|
|
bitfld.long 0x4 9. "EVIE,Event interrupt enable" "0,1"
|
|
bitfld.long 0x4 8. "ERRIE,Error interrupt enable" "0,1"
|
|
hexmask.long.byte 0x4 0.--5. 1. "I2CCLK,I2C peripheral clock frequency"
|
|
line.long 0x8 "SADDR0,Slave address register 0"
|
|
bitfld.long 0x8 15. "ADDFORMAT,Address format for the I2C slave" "0,1"
|
|
bitfld.long 0x8 8.--9. "ADDRESS_8_9,Highest two bits of a 10-bit address" "0,1,2,3"
|
|
hexmask.long.byte 0x8 1.--7. 1. "ADDRESS_1_7,7-bit address or bits 7:1 of a 10-bit address"
|
|
bitfld.long 0x8 0. "ADDRESS0,Bit 0 of a 10-bit address" "0,1"
|
|
line.long 0xC "SADDR1,Slave address register 1"
|
|
hexmask.long.byte 0xC 1.--7. 1. "ADDRESS2,The second I2C address for the slave in Dual-Address mode"
|
|
bitfld.long 0xC 0. "DUADEN,Dual-Address mode enable" "0,1"
|
|
line.long 0x10 "DATA,Transfer buffer register"
|
|
hexmask.long.byte 0x10 0.--7. 1. "TRB,Transmission or reception data buffer"
|
|
line.long 0x14 "STAT0,Transfer status register 0"
|
|
bitfld.long 0x14 15. "SMBALT,SMBus Alert status" "0,1"
|
|
bitfld.long 0x14 14. "SMBTO,Timeout signal in SMBus mode" "0,1"
|
|
bitfld.long 0x14 12. "PECERR,PEC error when receiving data" "0,1"
|
|
bitfld.long 0x14 11. "OUERR,Over-run or under-run situation occurs in slave mode when SCL stretching is disabled" "0,1"
|
|
bitfld.long 0x14 10. "AERR,Acknowledge error" "0,1"
|
|
bitfld.long 0x14 9. "LOSTARB,Arbitration lost in master mode" "0,1"
|
|
bitfld.long 0x14 8. "BERR,Bus error" "0,1"
|
|
rbitfld.long 0x14 7. "TBE,I2C_DATA is empty during transmitting" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 6. "RBNE,I2C_DATA is not empty during receiving" "0,1"
|
|
rbitfld.long 0x14 4. "STPDET,STOP signal is detected in slave mode" "0,1"
|
|
rbitfld.long 0x14 3. "ADD10SEND,Header of 10-bit address is sent in master mode" "0,1"
|
|
rbitfld.long 0x14 2. "BTC,Byte transmission is completed" "0,1"
|
|
rbitfld.long 0x14 1. "ADDSEND,Address is sent and ACK is received in master mode or address is received and matches with its own address in slave mode" "0,1"
|
|
rbitfld.long 0x14 0. "SBSEND,START signal is sent out in master mode" "0,1"
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "STAT1,Transfer status register 1"
|
|
hexmask.long.byte 0x0 8.--15. 1. "PECV,Packet Error Checking value that calculated by hardware when PEC is enabled"
|
|
bitfld.long 0x0 7. "DUMODF,Dual flag in slave mode indicates which address matches with the address in Dual-Address mode" "0,1"
|
|
bitfld.long 0x0 6. "HSTSMB,SMBus host header detected in slave mode" "0,1"
|
|
bitfld.long 0x0 5. "DEFSMB,Default address of SMBus device" "0,1"
|
|
bitfld.long 0x0 4. "RXGC,General call address (0x00) received" "0,1"
|
|
bitfld.long 0x0 2. "TR,Transmitter or receiver" "0,1"
|
|
bitfld.long 0x0 1. "I2CBSY,Busy flag" "0,1"
|
|
bitfld.long 0x0 0. "MASTER,A flag indicating whether I2C block is in master or slave mode" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "CKCFG,Clock configure register"
|
|
bitfld.long 0x0 15. "FAST,I2C speed selection in master mode" "0,1"
|
|
bitfld.long 0x0 14. "DTCY,Duty cycle in fast mode" "0,1"
|
|
hexmask.long.word 0x0 0.--11. 1. "CLKC,I2C clock control in master mode"
|
|
line.long 0x4 "RT,Rise time register"
|
|
hexmask.long.byte 0x4 0.--5. 1. "RISETIME,Maximum rise time in master mode"
|
|
line.long 0x8 "FCTL,Filter control register"
|
|
bitfld.long 0x8 4. "AFD,Analog noise filter disable" "0,1"
|
|
hexmask.long.byte 0x8 0.--3. 1. "DF,Digital noise filter"
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "SAMCS,SAM control and status register"
|
|
bitfld.long 0x0 15. "RFR,Rxframe rise flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 14. "RFF,Rxframe fall flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 13. "TFR,Txframe rise flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 12. "TFF,Txframe fall flag cleared by software by writing 0" "0,1"
|
|
rbitfld.long 0x0 9. "RXF,Level of rxframe signal" "0,1"
|
|
rbitfld.long 0x0 8. "TXF,Level of txframe signal" "0,1"
|
|
bitfld.long 0x0 7. "RFRIE,Rxframe rise interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "RFFIE,Rxframe fall interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "TFRIE,Txframe rise interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "TFFIE,Txframe fall interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "STOEN,SAM_V interface timeout detect enable" "0,1"
|
|
bitfld.long 0x0 0. "SAMEN,SAM_V interface enable" "0,1"
|
|
tree.end
|
|
tree "I2C2"
|
|
base ad:0x40005C00
|
|
group.long 0x0++0x17
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "SRESET,Software resets I2C" "0,1"
|
|
bitfld.long 0x0 13. "SALT,SMBus Alert" "0,1"
|
|
bitfld.long 0x0 12. "PECTRANS,PEC transfer" "0,1"
|
|
bitfld.long 0x0 11. "POAP,Position of ACK and PEC when receiving" "0,1"
|
|
bitfld.long 0x0 10. "ACKEN,Whether or not to send an ACK" "0,1"
|
|
bitfld.long 0x0 9. "STOP,Generate a STOP signal on I2C bus" "0,1"
|
|
bitfld.long 0x0 8. "START,Generate a START signal on I2C bus" "0,1"
|
|
bitfld.long 0x0 7. "SS,Whether to stretch SCL low when data is not ready in slave mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "GCEN,Whether or not to response to a General Call (0x00)" "0,1"
|
|
bitfld.long 0x0 5. "PECEN,PEC calculation enable" "0,1"
|
|
bitfld.long 0x0 4. "ARPEN,ARP protocol enable in SMBus mode" "0,1"
|
|
bitfld.long 0x0 3. "SMBSEL,SMBus type selection" "0,1"
|
|
bitfld.long 0x0 1. "SMBEN,SMBus/I2C mode switch" "0,1"
|
|
bitfld.long 0x0 0. "I2CEN,I2C peripheral enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 12. "DMALST,DMA last transfer configure" "0,1"
|
|
bitfld.long 0x4 11. "DMAON,DMA mode switch" "0,1"
|
|
bitfld.long 0x4 10. "BUFIE,Buffer interrupt enable" "0,1"
|
|
bitfld.long 0x4 9. "EVIE,Event interrupt enable" "0,1"
|
|
bitfld.long 0x4 8. "ERRIE,Error interrupt enable" "0,1"
|
|
hexmask.long.byte 0x4 0.--5. 1. "I2CCLK,I2C peripheral clock frequency"
|
|
line.long 0x8 "SADDR0,Slave address register 0"
|
|
bitfld.long 0x8 15. "ADDFORMAT,Address format for the I2C slave" "0,1"
|
|
bitfld.long 0x8 8.--9. "ADDRESS_8_9,Highest two bits of a 10-bit address" "0,1,2,3"
|
|
hexmask.long.byte 0x8 1.--7. 1. "ADDRESS_1_7,7-bit address or bits 7:1 of a 10-bit address"
|
|
bitfld.long 0x8 0. "ADDRESS0,Bit 0 of a 10-bit address" "0,1"
|
|
line.long 0xC "SADDR1,Slave address register 1"
|
|
hexmask.long.byte 0xC 1.--7. 1. "ADDRESS2,The second I2C address for the slave in Dual-Address mode"
|
|
bitfld.long 0xC 0. "DUADEN,Dual-Address mode enable" "0,1"
|
|
line.long 0x10 "DATA,Transfer buffer register"
|
|
hexmask.long.byte 0x10 0.--7. 1. "TRB,Transmission or reception data buffer"
|
|
line.long 0x14 "STAT0,Transfer status register 0"
|
|
bitfld.long 0x14 15. "SMBALT,SMBus Alert status" "0,1"
|
|
bitfld.long 0x14 14. "SMBTO,Timeout signal in SMBus mode" "0,1"
|
|
bitfld.long 0x14 12. "PECERR,PEC error when receiving data" "0,1"
|
|
bitfld.long 0x14 11. "OUERR,Over-run or under-run situation occurs in slave mode when SCL stretching is disabled" "0,1"
|
|
bitfld.long 0x14 10. "AERR,Acknowledge error" "0,1"
|
|
bitfld.long 0x14 9. "LOSTARB,Arbitration lost in master mode" "0,1"
|
|
bitfld.long 0x14 8. "BERR,Bus error" "0,1"
|
|
rbitfld.long 0x14 7. "TBE,I2C_DATA is empty during transmitting" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 6. "RBNE,I2C_DATA is not empty during receiving" "0,1"
|
|
rbitfld.long 0x14 4. "STPDET,STOP signal is detected in slave mode" "0,1"
|
|
rbitfld.long 0x14 3. "ADD10SEND,Header of 10-bit address is sent in master mode" "0,1"
|
|
rbitfld.long 0x14 2. "BTC,Byte transmission is completed" "0,1"
|
|
rbitfld.long 0x14 1. "ADDSEND,Address is sent and ACK is received in master mode or address is received and matches with its own address in slave mode" "0,1"
|
|
rbitfld.long 0x14 0. "SBSEND,START signal is sent out in master mode" "0,1"
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "STAT1,Transfer status register 1"
|
|
hexmask.long.byte 0x0 8.--15. 1. "PECV,Packet Error Checking value that calculated by hardware when PEC is enabled"
|
|
bitfld.long 0x0 7. "DUMODF,Dual flag in slave mode indicates which address matches with the address in Dual-Address mode" "0,1"
|
|
bitfld.long 0x0 6. "HSTSMB,SMBus host header detected in slave mode" "0,1"
|
|
bitfld.long 0x0 5. "DEFSMB,Default address of SMBus device" "0,1"
|
|
bitfld.long 0x0 4. "RXGC,General call address (0x00) received" "0,1"
|
|
bitfld.long 0x0 2. "TR,Transmitter or receiver" "0,1"
|
|
bitfld.long 0x0 1. "I2CBSY,Busy flag" "0,1"
|
|
bitfld.long 0x0 0. "MASTER,A flag indicating whether I2C block is in master or slave mode" "0,1"
|
|
group.long 0x1C++0xB
|
|
line.long 0x0 "CKCFG,Clock configure register"
|
|
bitfld.long 0x0 15. "FAST,I2C speed selection in master mode" "0,1"
|
|
bitfld.long 0x0 14. "DTCY,Duty cycle in fast mode" "0,1"
|
|
hexmask.long.word 0x0 0.--11. 1. "CLKC,I2C clock control in master mode"
|
|
line.long 0x4 "RT,Rise time register"
|
|
hexmask.long.byte 0x4 0.--5. 1. "RISETIME,Maximum rise time in master mode"
|
|
line.long 0x8 "FCTL,Filter control register"
|
|
bitfld.long 0x8 4. "AFD,Analog noise filter disable" "0,1"
|
|
hexmask.long.byte 0x8 0.--3. 1. "DF,Digital noise filter"
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "SAMCS,SAM control and status register"
|
|
bitfld.long 0x0 15. "RFR,Rxframe rise flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 14. "RFF,Rxframe fall flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 13. "TFR,Txframe rise flag cleared by software by writing 0" "0,1"
|
|
bitfld.long 0x0 12. "TFF,Txframe fall flag cleared by software by writing 0" "0,1"
|
|
rbitfld.long 0x0 9. "RXF,Level of rxframe signal" "0,1"
|
|
rbitfld.long 0x0 8. "TXF,Level of txframe signal" "0,1"
|
|
bitfld.long 0x0 7. "RFRIE,Rxframe rise interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "RFFIE,Rxframe fall interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "TFRIE,Txframe rise interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "TFFIE,Txframe fall interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "STOEN,SAM_V interface timeout detect enable" "0,1"
|
|
bitfld.long 0x0 0. "SAMEN,SAM_V interface enable" "0,1"
|
|
tree.end
|
|
tree "I2C3"
|
|
base ad:0x40008000
|
|
group.long 0x0++0x1B
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 23. "PECEN,PEC Calculation Switch" "0,1"
|
|
bitfld.long 0x0 22. "SMBALTEN,SMBus Alert enable" "0,1"
|
|
bitfld.long 0x0 21. "SMBDAEN,SMBus device default address enable" "0,1"
|
|
bitfld.long 0x0 20. "SMBHAEN,SMBus Host address enable" "0,1"
|
|
bitfld.long 0x0 19. "GCEN,Whether or not to response to a General Call (0x00)" "0,1"
|
|
bitfld.long 0x0 18. "WUEN,Wakeup from power saving mode enable" "0,1"
|
|
bitfld.long 0x0 17. "SS,Whether to stretch SCL low when data is not ready in slave mode" "0,1"
|
|
bitfld.long 0x0 16. "SBCTL,Slave byte control" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "DENR,DMA enable for reception" "0,1"
|
|
bitfld.long 0x0 14. "DENT,DMA enable for transmission" "0,1"
|
|
bitfld.long 0x0 12. "ANOFF,Analog noise filter disable" "0,1"
|
|
hexmask.long.byte 0x0 8.--11. 1. "DNF,Digital noise filter"
|
|
bitfld.long 0x0 7. "ERRIE,Error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "TCIE,Transfer complete interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "STPDETIE,Stop detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NACKIE,Not acknowledge received interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ADDMIE,Address match interrupt enable in slave mode" "0,1"
|
|
bitfld.long 0x0 2. "RBNEIE,Receive interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "TIE,Transmit interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "I2CEN,I2C peripheral enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 26. "PECTRANS,PEC Transfer" "0,1"
|
|
bitfld.long 0x4 25. "AUTOEND,Automatic end mode in master mode" "0,1"
|
|
bitfld.long 0x4 24. "RELOAD,Reload mode" "0,1"
|
|
hexmask.long.byte 0x4 16.--23. 1. "BYTENUM,Number of bytes to be transferred"
|
|
bitfld.long 0x4 15. "NACKEN,Generate NACK in slave mode" "0,1"
|
|
bitfld.long 0x4 14. "STOP,Generate a STOP signal on I2C bus" "0,1"
|
|
bitfld.long 0x4 13. "START,Generate a START condition on I2C bus" "0,1"
|
|
bitfld.long 0x4 12. "HEAD10R,10-bit address header executes read direction only in master receive mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 11. "ADD10EN,10-bit addressing mode enable in master mode" "0,1"
|
|
bitfld.long 0x4 10. "TRDIR,Transfer direction in master mode" "0,1"
|
|
hexmask.long.word 0x4 0.--9. 1. "SADDRESS,Slave address to be sent"
|
|
line.long 0x8 "SADDR0,Slave address register 0"
|
|
bitfld.long 0x8 15. "ADDRESSEN,I2C address enable" "0,1"
|
|
bitfld.long 0x8 10. "ADDFORMAT,Address mode for the I2C slave" "0,1"
|
|
bitfld.long 0x8 8.--9. "ADDRESS_8_9,Highest two bits of a 10-bit address" "0,1,2,3"
|
|
hexmask.long.byte 0x8 1.--7. 1. "ADDRESS_1_7,7-bit address or bits 7:1 of a 10-bit address"
|
|
bitfld.long 0x8 0. "ADDRESS0,Bit 0 of a 10-bit address" "0,1"
|
|
line.long 0xC "SADDR1,Slave address register 1"
|
|
bitfld.long 0xC 15. "ADDRESS2EN,Second I2C address enable" "0,1"
|
|
bitfld.long 0xC 8.--10. "ADDMSK2,ADDRESS2[7:1] mask" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0xC 1.--7. 1. "ADDRESS2,Second I2C address for the slave"
|
|
line.long 0x10 "TIMING,Timing register"
|
|
hexmask.long.byte 0x10 28.--31. 1. "PSC,Timing prescaler"
|
|
hexmask.long.byte 0x10 20.--23. 1. "SCLDELY,Data setup time"
|
|
hexmask.long.byte 0x10 16.--19. 1. "SDADELY,Data hold time"
|
|
hexmask.long.byte 0x10 8.--15. 1. "SCLH,SCL high period"
|
|
hexmask.long.byte 0x10 0.--7. 1. "SCLL,SCL low period"
|
|
line.long 0x14 "TIMEOUT,Timeout register"
|
|
bitfld.long 0x14 31. "EXTOEN,Extended clock timeout detection enable" "0,1"
|
|
hexmask.long.word 0x14 16.--27. 1. "BUSTOB,Bus timeout B"
|
|
bitfld.long 0x14 15. "TOEN,Clock timeout detection enable" "0,1"
|
|
bitfld.long 0x14 12. "TOIDLE,Idle clock timeout detection" "0,1"
|
|
hexmask.long.word 0x14 0.--11. 1. "BUSTOA,Bus timeout A"
|
|
line.long 0x18 "STAT,Status register"
|
|
hexmask.long.byte 0x18 17.--23. 1. "READDR,Received match address in slave mode"
|
|
rbitfld.long 0x18 16. "TR,Whether the I2C is a transmitter or a receiver in slave mode" "0,1"
|
|
rbitfld.long 0x18 15. "I2CBSY,Busy flag" "0,1"
|
|
rbitfld.long 0x18 13. "SMBALT,SMBus Alert" "0,1"
|
|
rbitfld.long 0x18 12. "TIMEOUT,TIMEOUT flag" "0,1"
|
|
rbitfld.long 0x18 11. "PECERR,PEC error" "0,1"
|
|
rbitfld.long 0x18 10. "OUERR,Overrun/Underrun error in slave mode" "0,1"
|
|
rbitfld.long 0x18 9. "LOSTARB,Arbitration Lost" "0,1"
|
|
newline
|
|
rbitfld.long 0x18 8. "BERR,Bus error" "0,1"
|
|
rbitfld.long 0x18 7. "TCR,Transfer complete reload" "0,1"
|
|
rbitfld.long 0x18 6. "TC,Transfer complete in master mode" "0,1"
|
|
rbitfld.long 0x18 5. "STPDET,STOP signal detected in slave mode" "0,1"
|
|
rbitfld.long 0x18 4. "NACK,Not Acknowledge flag" "0,1"
|
|
rbitfld.long 0x18 3. "ADDSEND,Address received matches in slave mode" "0,1"
|
|
rbitfld.long 0x18 2. "RBNE,I2C_RDATA is not empty during receiving" "0,1"
|
|
bitfld.long 0x18 1. "TI,Transmit interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x18 0. "TBE,I2C_TDATA is empty during transmitting" "0,1"
|
|
wgroup.long 0x1C++0x3
|
|
line.long 0x0 "STATC,Status clear register"
|
|
bitfld.long 0x0 13. "SMBALTC,SMBus alert flag clear" "0,1"
|
|
bitfld.long 0x0 12. "TIMEOUTC,TIMEOUT flag clear" "0,1"
|
|
bitfld.long 0x0 11. "PECERRC,PEC error flag clear" "0,1"
|
|
bitfld.long 0x0 10. "OUERRC,Overrun/Underrun flag clear" "0,1"
|
|
bitfld.long 0x0 9. "LOSTARBC,Arbitration Lost flag clear" "0,1"
|
|
bitfld.long 0x0 8. "BERRC,Bus error flag clear" "0,1"
|
|
bitfld.long 0x0 5. "STPDETC,STPDET flag clear" "0,1"
|
|
bitfld.long 0x0 4. "NACKC,Not Acknowledge flag clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ADDSENDC,ADDSEND flag clear" "0,1"
|
|
rgroup.long 0x20++0x7
|
|
line.long 0x0 "PEC,PEC register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PECV,Packet Error Checking Value that calculated by hardware when PEC is enabled"
|
|
line.long 0x4 "RDATA,Receive data register"
|
|
hexmask.long.byte 0x4 0.--7. 1. "RDATA,Receive data value"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "TDATA,Transmit data register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "TDATA,Transmit data value"
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "CTL2,Control register 2"
|
|
hexmask.long.byte 0x0 9.--15. 1. "ADDM,Defines which bits of ADDRESS[7:1] are compared with an incoming address byte"
|
|
tree.end
|
|
tree "I2C4"
|
|
base ad:0x40008400
|
|
group.long 0x0++0x1B
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 23. "PECEN,PEC Calculation Switch" "0,1"
|
|
bitfld.long 0x0 22. "SMBALTEN,SMBus Alert enable" "0,1"
|
|
bitfld.long 0x0 21. "SMBDAEN,SMBus device default address enable" "0,1"
|
|
bitfld.long 0x0 20. "SMBHAEN,SMBus Host address enable" "0,1"
|
|
bitfld.long 0x0 19. "GCEN,Whether or not to response to a General Call (0x00)" "0,1"
|
|
bitfld.long 0x0 18. "WUEN,Wakeup from power saving mode enable" "0,1"
|
|
bitfld.long 0x0 17. "SS,Whether to stretch SCL low when data is not ready in slave mode" "0,1"
|
|
bitfld.long 0x0 16. "SBCTL,Slave byte control" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "DENR,DMA enable for reception" "0,1"
|
|
bitfld.long 0x0 14. "DENT,DMA enable for transmission" "0,1"
|
|
bitfld.long 0x0 12. "ANOFF,Analog noise filter disable" "0,1"
|
|
hexmask.long.byte 0x0 8.--11. 1. "DNF,Digital noise filter"
|
|
bitfld.long 0x0 7. "ERRIE,Error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "TCIE,Transfer complete interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "STPDETIE,Stop detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NACKIE,Not acknowledge received interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ADDMIE,Address match interrupt enable in slave mode" "0,1"
|
|
bitfld.long 0x0 2. "RBNEIE,Receive interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "TIE,Transmit interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "I2CEN,I2C peripheral enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 26. "PECTRANS,PEC Transfer" "0,1"
|
|
bitfld.long 0x4 25. "AUTOEND,Automatic end mode in master mode" "0,1"
|
|
bitfld.long 0x4 24. "RELOAD,Reload mode" "0,1"
|
|
hexmask.long.byte 0x4 16.--23. 1. "BYTENUM,Number of bytes to be transferred"
|
|
bitfld.long 0x4 15. "NACKEN,Generate NACK in slave mode" "0,1"
|
|
bitfld.long 0x4 14. "STOP,Generate a STOP signal on I2C bus" "0,1"
|
|
bitfld.long 0x4 13. "START,Generate a START condition on I2C bus" "0,1"
|
|
bitfld.long 0x4 12. "HEAD10R,10-bit address header executes read direction only in master receive mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 11. "ADD10EN,10-bit addressing mode enable in master mode" "0,1"
|
|
bitfld.long 0x4 10. "TRDIR,Transfer direction in master mode" "0,1"
|
|
hexmask.long.word 0x4 0.--9. 1. "SADDRESS,Slave address to be sent"
|
|
line.long 0x8 "SADDR0,Slave address register 0"
|
|
bitfld.long 0x8 15. "ADDRESSEN,I2C address enable" "0,1"
|
|
bitfld.long 0x8 10. "ADDFORMAT,Address mode for the I2C slave" "0,1"
|
|
bitfld.long 0x8 8.--9. "ADDRESS_8_9,Highest two bits of a 10-bit address" "0,1,2,3"
|
|
hexmask.long.byte 0x8 1.--7. 1. "ADDRESS_1_7,7-bit address or bits 7:1 of a 10-bit address"
|
|
bitfld.long 0x8 0. "ADDRESS0,Bit 0 of a 10-bit address" "0,1"
|
|
line.long 0xC "SADDR1,Slave address register 1"
|
|
bitfld.long 0xC 15. "ADDRESS2EN,Second I2C address enable" "0,1"
|
|
bitfld.long 0xC 8.--10. "ADDMSK2,ADDRESS2[7:1] mask" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0xC 1.--7. 1. "ADDRESS2,Second I2C address for the slave"
|
|
line.long 0x10 "TIMING,Timing register"
|
|
hexmask.long.byte 0x10 28.--31. 1. "PSC,Timing prescaler"
|
|
hexmask.long.byte 0x10 20.--23. 1. "SCLDELY,Data setup time"
|
|
hexmask.long.byte 0x10 16.--19. 1. "SDADELY,Data hold time"
|
|
hexmask.long.byte 0x10 8.--15. 1. "SCLH,SCL high period"
|
|
hexmask.long.byte 0x10 0.--7. 1. "SCLL,SCL low period"
|
|
line.long 0x14 "TIMEOUT,Timeout register"
|
|
bitfld.long 0x14 31. "EXTOEN,Extended clock timeout detection enable" "0,1"
|
|
hexmask.long.word 0x14 16.--27. 1. "BUSTOB,Bus timeout B"
|
|
bitfld.long 0x14 15. "TOEN,Clock timeout detection enable" "0,1"
|
|
bitfld.long 0x14 12. "TOIDLE,Idle clock timeout detection" "0,1"
|
|
hexmask.long.word 0x14 0.--11. 1. "BUSTOA,Bus timeout A"
|
|
line.long 0x18 "STAT,Status register"
|
|
hexmask.long.byte 0x18 17.--23. 1. "READDR,Received match address in slave mode"
|
|
rbitfld.long 0x18 16. "TR,Whether the I2C is a transmitter or a receiver in slave mode" "0,1"
|
|
rbitfld.long 0x18 15. "I2CBSY,Busy flag" "0,1"
|
|
rbitfld.long 0x18 13. "SMBALT,SMBus Alert" "0,1"
|
|
rbitfld.long 0x18 12. "TIMEOUT,TIMEOUT flag" "0,1"
|
|
rbitfld.long 0x18 11. "PECERR,PEC error" "0,1"
|
|
rbitfld.long 0x18 10. "OUERR,Overrun/Underrun error in slave mode" "0,1"
|
|
rbitfld.long 0x18 9. "LOSTARB,Arbitration Lost" "0,1"
|
|
newline
|
|
rbitfld.long 0x18 8. "BERR,Bus error" "0,1"
|
|
rbitfld.long 0x18 7. "TCR,Transfer complete reload" "0,1"
|
|
rbitfld.long 0x18 6. "TC,Transfer complete in master mode" "0,1"
|
|
rbitfld.long 0x18 5. "STPDET,STOP signal detected in slave mode" "0,1"
|
|
rbitfld.long 0x18 4. "NACK,Not Acknowledge flag" "0,1"
|
|
rbitfld.long 0x18 3. "ADDSEND,Address received matches in slave mode" "0,1"
|
|
rbitfld.long 0x18 2. "RBNE,I2C_RDATA is not empty during receiving" "0,1"
|
|
bitfld.long 0x18 1. "TI,Transmit interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x18 0. "TBE,I2C_TDATA is empty during transmitting" "0,1"
|
|
wgroup.long 0x1C++0x3
|
|
line.long 0x0 "STATC,Status clear register"
|
|
bitfld.long 0x0 13. "SMBALTC,SMBus alert flag clear" "0,1"
|
|
bitfld.long 0x0 12. "TIMEOUTC,TIMEOUT flag clear" "0,1"
|
|
bitfld.long 0x0 11. "PECERRC,PEC error flag clear" "0,1"
|
|
bitfld.long 0x0 10. "OUERRC,Overrun/Underrun flag clear" "0,1"
|
|
bitfld.long 0x0 9. "LOSTARBC,Arbitration Lost flag clear" "0,1"
|
|
bitfld.long 0x0 8. "BERRC,Bus error flag clear" "0,1"
|
|
bitfld.long 0x0 5. "STPDETC,STPDET flag clear" "0,1"
|
|
bitfld.long 0x0 4. "NACKC,Not Acknowledge flag clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ADDSENDC,ADDSEND flag clear" "0,1"
|
|
rgroup.long 0x20++0x7
|
|
line.long 0x0 "PEC,PEC register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PECV,Packet Error Checking Value that calculated by hardware when PEC is enabled"
|
|
line.long 0x4 "RDATA,Receive data register"
|
|
hexmask.long.byte 0x4 0.--7. 1. "RDATA,Receive data value"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "TDATA,Transmit data register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "TDATA,Transmit data value"
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "CTL2,Control register 2"
|
|
hexmask.long.byte 0x0 9.--15. 1. "ADDM,Defines which bits of ADDRESS[7:1] are compared with an incoming address byte"
|
|
tree.end
|
|
tree "I2C5"
|
|
base ad:0x40008800
|
|
group.long 0x0++0x1B
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 23. "PECEN,PEC Calculation Switch" "0,1"
|
|
bitfld.long 0x0 22. "SMBALTEN,SMBus Alert enable" "0,1"
|
|
bitfld.long 0x0 21. "SMBDAEN,SMBus device default address enable" "0,1"
|
|
bitfld.long 0x0 20. "SMBHAEN,SMBus Host address enable" "0,1"
|
|
bitfld.long 0x0 19. "GCEN,Whether or not to response to a General Call (0x00)" "0,1"
|
|
bitfld.long 0x0 18. "WUEN,Wakeup from power saving mode enable" "0,1"
|
|
bitfld.long 0x0 17. "SS,Whether to stretch SCL low when data is not ready in slave mode" "0,1"
|
|
bitfld.long 0x0 16. "SBCTL,Slave byte control" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "DENR,DMA enable for reception" "0,1"
|
|
bitfld.long 0x0 14. "DENT,DMA enable for transmission" "0,1"
|
|
bitfld.long 0x0 12. "ANOFF,Analog noise filter disable" "0,1"
|
|
hexmask.long.byte 0x0 8.--11. 1. "DNF,Digital noise filter"
|
|
bitfld.long 0x0 7. "ERRIE,Error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "TCIE,Transfer complete interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "STPDETIE,Stop detection interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NACKIE,Not acknowledge received interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ADDMIE,Address match interrupt enable in slave mode" "0,1"
|
|
bitfld.long 0x0 2. "RBNEIE,Receive interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "TIE,Transmit interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "I2CEN,I2C peripheral enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 26. "PECTRANS,PEC Transfer" "0,1"
|
|
bitfld.long 0x4 25. "AUTOEND,Automatic end mode in master mode" "0,1"
|
|
bitfld.long 0x4 24. "RELOAD,Reload mode" "0,1"
|
|
hexmask.long.byte 0x4 16.--23. 1. "BYTENUM,Number of bytes to be transferred"
|
|
bitfld.long 0x4 15. "NACKEN,Generate NACK in slave mode" "0,1"
|
|
bitfld.long 0x4 14. "STOP,Generate a STOP signal on I2C bus" "0,1"
|
|
bitfld.long 0x4 13. "START,Generate a START condition on I2C bus" "0,1"
|
|
bitfld.long 0x4 12. "HEAD10R,10-bit address header executes read direction only in master receive mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 11. "ADD10EN,10-bit addressing mode enable in master mode" "0,1"
|
|
bitfld.long 0x4 10. "TRDIR,Transfer direction in master mode" "0,1"
|
|
hexmask.long.word 0x4 0.--9. 1. "SADDRESS,Slave address to be sent"
|
|
line.long 0x8 "SADDR0,Slave address register 0"
|
|
bitfld.long 0x8 15. "ADDRESSEN,I2C address enable" "0,1"
|
|
bitfld.long 0x8 10. "ADDFORMAT,Address mode for the I2C slave" "0,1"
|
|
bitfld.long 0x8 8.--9. "ADDRESS_8_9,Highest two bits of a 10-bit address" "0,1,2,3"
|
|
hexmask.long.byte 0x8 1.--7. 1. "ADDRESS_1_7,7-bit address or bits 7:1 of a 10-bit address"
|
|
bitfld.long 0x8 0. "ADDRESS0,Bit 0 of a 10-bit address" "0,1"
|
|
line.long 0xC "SADDR1,Slave address register 1"
|
|
bitfld.long 0xC 15. "ADDRESS2EN,Second I2C address enable" "0,1"
|
|
bitfld.long 0xC 8.--10. "ADDMSK2,ADDRESS2[7:1] mask" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0xC 1.--7. 1. "ADDRESS2,Second I2C address for the slave"
|
|
line.long 0x10 "TIMING,Timing register"
|
|
hexmask.long.byte 0x10 28.--31. 1. "PSC,Timing prescaler"
|
|
hexmask.long.byte 0x10 20.--23. 1. "SCLDELY,Data setup time"
|
|
hexmask.long.byte 0x10 16.--19. 1. "SDADELY,Data hold time"
|
|
hexmask.long.byte 0x10 8.--15. 1. "SCLH,SCL high period"
|
|
hexmask.long.byte 0x10 0.--7. 1. "SCLL,SCL low period"
|
|
line.long 0x14 "TIMEOUT,Timeout register"
|
|
bitfld.long 0x14 31. "EXTOEN,Extended clock timeout detection enable" "0,1"
|
|
hexmask.long.word 0x14 16.--27. 1. "BUSTOB,Bus timeout B"
|
|
bitfld.long 0x14 15. "TOEN,Clock timeout detection enable" "0,1"
|
|
bitfld.long 0x14 12. "TOIDLE,Idle clock timeout detection" "0,1"
|
|
hexmask.long.word 0x14 0.--11. 1. "BUSTOA,Bus timeout A"
|
|
line.long 0x18 "STAT,Status register"
|
|
hexmask.long.byte 0x18 17.--23. 1. "READDR,Received match address in slave mode"
|
|
rbitfld.long 0x18 16. "TR,Whether the I2C is a transmitter or a receiver in slave mode" "0,1"
|
|
rbitfld.long 0x18 15. "I2CBSY,Busy flag" "0,1"
|
|
rbitfld.long 0x18 13. "SMBALT,SMBus Alert" "0,1"
|
|
rbitfld.long 0x18 12. "TIMEOUT,TIMEOUT flag" "0,1"
|
|
rbitfld.long 0x18 11. "PECERR,PEC error" "0,1"
|
|
rbitfld.long 0x18 10. "OUERR,Overrun/Underrun error in slave mode" "0,1"
|
|
rbitfld.long 0x18 9. "LOSTARB,Arbitration Lost" "0,1"
|
|
newline
|
|
rbitfld.long 0x18 8. "BERR,Bus error" "0,1"
|
|
rbitfld.long 0x18 7. "TCR,Transfer complete reload" "0,1"
|
|
rbitfld.long 0x18 6. "TC,Transfer complete in master mode" "0,1"
|
|
rbitfld.long 0x18 5. "STPDET,STOP signal detected in slave mode" "0,1"
|
|
rbitfld.long 0x18 4. "NACK,Not Acknowledge flag" "0,1"
|
|
rbitfld.long 0x18 3. "ADDSEND,Address received matches in slave mode" "0,1"
|
|
rbitfld.long 0x18 2. "RBNE,I2C_RDATA is not empty during receiving" "0,1"
|
|
bitfld.long 0x18 1. "TI,Transmit interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x18 0. "TBE,I2C_TDATA is empty during transmitting" "0,1"
|
|
wgroup.long 0x1C++0x3
|
|
line.long 0x0 "STATC,Status clear register"
|
|
bitfld.long 0x0 13. "SMBALTC,SMBus alert flag clear" "0,1"
|
|
bitfld.long 0x0 12. "TIMEOUTC,TIMEOUT flag clear" "0,1"
|
|
bitfld.long 0x0 11. "PECERRC,PEC error flag clear" "0,1"
|
|
bitfld.long 0x0 10. "OUERRC,Overrun/Underrun flag clear" "0,1"
|
|
bitfld.long 0x0 9. "LOSTARBC,Arbitration Lost flag clear" "0,1"
|
|
bitfld.long 0x0 8. "BERRC,Bus error flag clear" "0,1"
|
|
bitfld.long 0x0 5. "STPDETC,STPDET flag clear" "0,1"
|
|
bitfld.long 0x0 4. "NACKC,Not Acknowledge flag clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "ADDSENDC,ADDSEND flag clear" "0,1"
|
|
rgroup.long 0x20++0x7
|
|
line.long 0x0 "PEC,PEC register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PECV,Packet Error Checking Value that calculated by hardware when PEC is enabled"
|
|
line.long 0x4 "RDATA,Receive data register"
|
|
hexmask.long.byte 0x4 0.--7. 1. "RDATA,Receive data value"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "TDATA,Transmit data register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "TDATA,Transmit data value"
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "CTL2,Control register 2"
|
|
hexmask.long.byte 0x0 9.--15. 1. "ADDM,Defines which bits of ADDRESS[7:1] are compared with an incoming address byte"
|
|
tree.end
|
|
tree.end
|
|
tree "IPA (Image Processing Accelerator)"
|
|
base ad:0x4002B000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 16.--17. "PFCM,Pixel format convert mode" "0,1,2,3"
|
|
bitfld.long 0x0 13. "WCFIE,Enable bit for wrong configuration interrupt" "0,1"
|
|
bitfld.long 0x0 12. "LLFIE,Enable bit for LUT loading finish interrupt" "0,1"
|
|
bitfld.long 0x0 11. "LACIE,Enable bit for LUT access conflict interrupt" "0,1"
|
|
bitfld.long 0x0 10. "TLMIE,Enable bit for transfer line mark interrupt" "0,1"
|
|
bitfld.long 0x0 9. "FTFIE,Enable bit for full transfer finish interrupt" "0,1"
|
|
bitfld.long 0x0 8. "TAEIE,Enable bit for transfer access error interrupt" "0,1"
|
|
bitfld.long 0x0 2. "TST,Transfer stop" "0,1"
|
|
bitfld.long 0x0 1. "THU,Transfer hang up" "0,1"
|
|
bitfld.long 0x0 0. "TEN,Transfer enable" "0,1"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "INTF,Interrupt flag register"
|
|
bitfld.long 0x0 5. "WCFIF,Wrong configuration interrupt flag" "0,1"
|
|
bitfld.long 0x0 4. "LLFIF,LUT loading finish interrupt flag" "0,1"
|
|
bitfld.long 0x0 3. "LACIF,LUT access conflict interrupt flag" "0,1"
|
|
bitfld.long 0x0 2. "TLMIF,Transfer line mark interrupt flag" "0,1"
|
|
bitfld.long 0x0 1. "FTFIF,Full transfer finish interrupt flag" "0,1"
|
|
bitfld.long 0x0 0. "TAEIF,Transfer access error interrupt flag" "0,1"
|
|
group.long 0x8++0x47
|
|
line.long 0x0 "INTC,Interrupt flag clear register"
|
|
bitfld.long 0x0 5. "WCFIFC,Clear bit for wrong configuration interrupt flag" "0,1"
|
|
bitfld.long 0x0 4. "LLFIFC,Clear bit for LUT loading finish interrupt flag" "0,1"
|
|
bitfld.long 0x0 3. "LACIFC,Clear bit for LUT access conflict interrupt flag" "0,1"
|
|
bitfld.long 0x0 2. "TLMIFC,Clear bit for transfer line mark interrupt flag" "0,1"
|
|
bitfld.long 0x0 1. "FTFIFC,Clear bit for full transfer finish interrupt flag" "0,1"
|
|
bitfld.long 0x0 0. "TAEIFC,Clear bit for transfer access error interrupt flag" "0,1"
|
|
line.long 0x4 "FMADDR,Foreground memory base address register"
|
|
hexmask.long 0x4 0.--31. 1. "FMADDR,Foreground memory base address"
|
|
line.long 0x8 "FLOFF,Foreground line offset register"
|
|
hexmask.long.word 0x8 0.--13. 1. "FLOFF,Foreground line offset"
|
|
line.long 0xC "BMADDR,Background memory base address register"
|
|
hexmask.long 0xC 0.--31. 1. "BMADDR,Background memory base address"
|
|
line.long 0x10 "BLOFF,Background line offset register"
|
|
hexmask.long.word 0x10 0.--13. 1. "BLOFF,Background line offset"
|
|
line.long 0x14 "FPCTL,Foreground pixel control register"
|
|
hexmask.long.byte 0x14 24.--31. 1. "FPDAV,Foreground pre- defined alpha value"
|
|
bitfld.long 0x14 16.--17. "FAVCA,Foreground alpha value calculation algorithm" "0,1,2,3"
|
|
hexmask.long.byte 0x14 8.--15. 1. "FCNP,Foreground LUT number of pixel"
|
|
bitfld.long 0x14 5. "FLLEN,Foreground LUT loading enable" "0,1"
|
|
bitfld.long 0x14 4. "FLPF,Foreground LUT pixel format" "0,1"
|
|
hexmask.long.byte 0x14 0.--3. 1. "FPF,Foreground pixel format"
|
|
line.long 0x18 "FPV,Foreground pixel value register"
|
|
hexmask.long.byte 0x18 16.--23. 1. "FPDRV,Foreground pre-defined red value"
|
|
hexmask.long.byte 0x18 8.--15. 1. "FPDGV,Foreground pre-defined green value"
|
|
hexmask.long.byte 0x18 0.--7. 1. "FPDBV,Foreground pre-defined blue value"
|
|
line.long 0x1C "BPCTL,Background pixel control register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. "BPDAV,Background pre- defined alpha value"
|
|
bitfld.long 0x1C 16.--17. "BAVCA,Background alpha value calculation algorithm" "0,1,2,3"
|
|
hexmask.long.byte 0x1C 8.--15. 1. "BCNP,Background LUT number of pixel"
|
|
bitfld.long 0x1C 5. "BLLEN,Background LUT loading enable" "0,1"
|
|
bitfld.long 0x1C 4. "BLPF,Background LUT pixel format" "0,1"
|
|
hexmask.long.byte 0x1C 0.--3. 1. "BPF,Background pixel format"
|
|
line.long 0x20 "BPV,Background pixel value register"
|
|
hexmask.long.byte 0x20 16.--23. 1. "BPDRV,Background pre-defined red value"
|
|
hexmask.long.byte 0x20 8.--15. 1. "BPDGV,Background pre-defined green value"
|
|
hexmask.long.byte 0x20 0.--7. 1. "BPDBV,Background pre-defined blue value"
|
|
line.long 0x24 "FLMADDR,Foreground LUT memory base address register"
|
|
hexmask.long 0x24 0.--31. 1. "FLMADDR,Foreground LUT memory base address"
|
|
line.long 0x28 "BLMADDR,Background LUT memory base address register"
|
|
hexmask.long 0x28 0.--31. 1. "BLMADDR,Background LUT memory base address"
|
|
line.long 0x2C "DPCTL,Destination pixel control register"
|
|
bitfld.long 0x2C 0.--2. "DPF,Destination pixel format" "0,1,2,3,4,5,6,7"
|
|
line.long 0x30 "DPV,Destination pixel value register"
|
|
hexmask.long.byte 0x30 24.--31. 1. "DPDAV,Destination pre-defined alpha value"
|
|
hexmask.long.byte 0x30 16.--23. 1. "DPDRV,Destination pre-defined red value"
|
|
hexmask.long.byte 0x30 8.--15. 1. "DPDGV,Destination pre-defined green value"
|
|
hexmask.long.byte 0x30 0.--7. 1. "DPDBV,Destination pre-defined blue value"
|
|
line.long 0x34 "DMADDR,Destination memory base address register"
|
|
hexmask.long 0x34 0.--31. 1. "DMADDR,Destination memory base address"
|
|
line.long 0x38 "DLOFF,Destination line offset register"
|
|
hexmask.long.word 0x38 0.--13. 1. "DLOFF,Destination line offset"
|
|
line.long 0x3C "IMS,Image size register"
|
|
hexmask.long.word 0x3C 16.--29. 1. "WIDTH,Width of the image to be processed"
|
|
hexmask.long.word 0x3C 0.--15. 1. "HEIGHT,Height of the image to be processed"
|
|
line.long 0x40 "LM,Line mark register"
|
|
hexmask.long.word 0x40 0.--15. 1. "LM,line mark"
|
|
line.long 0x44 "ITCTL,Inter-timer control register"
|
|
hexmask.long.byte 0x44 8.--15. 1. "NCCI,Number of clock cycles interval"
|
|
bitfld.long 0x44 0. "ITEN,Inter-timer enable" "0,1"
|
|
tree.end
|
|
tree "IREF (Programmable Current Reference)"
|
|
base ad:0x4000C400
|
|
group.long 0x300++0x3
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 15. "CREN,Current reference enable" "0,1"
|
|
bitfld.long 0x0 14. "SSEL,Step selection" "0,1"
|
|
hexmask.long.byte 0x0 8.--12. 1. "CPT,Current precision trim for output current offset"
|
|
bitfld.long 0x0 7. "SCMOD,Sink current mode" "0,1"
|
|
hexmask.long.byte 0x0 0.--5. 1. "CSDT,Current step data"
|
|
tree.end
|
|
tree "PKCAU (Public Key Cryptographic Acceleration Unit)"
|
|
base ad:0x50061000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 20. "ADDRERRIE,Address error interrupt enable" "0,1"
|
|
bitfld.long 0x0 19. "RAMERRIE,RAM error interrupt enable" "0,1"
|
|
bitfld.long 0x0 17. "ENDIE,End of operation interrupt enable" "0,1"
|
|
hexmask.long.byte 0x0 8.--13. 1. "MODSEL,PKCAU operation mode selection"
|
|
bitfld.long 0x0 1. "START,PKCAU starts operation" "0,1"
|
|
bitfld.long 0x0 0. "PKCAUEN,PKCAU enable" "0,1"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "STAT,Status register"
|
|
bitfld.long 0x0 20. "ADDRERR,Address error." "0,1"
|
|
bitfld.long 0x0 19. "RAMERR,PKCAU RAM error" "0,1"
|
|
bitfld.long 0x0 17. "ENDF,End of PKCAU operation" "0,1"
|
|
bitfld.long 0x0 16. "BUSY,Busy flag" "0,1"
|
|
wgroup.long 0x8++0x3
|
|
line.long 0x0 "STATC,Status clear register"
|
|
bitfld.long 0x0 20. "ADDRERRC,Address error flag clear." "0,1"
|
|
bitfld.long 0x0 19. "RAMERRC,PKCAU RAM error flag clear." "0,1"
|
|
bitfld.long 0x0 17. "ENDFC,End of PKCAU operation flag clear." "0,1"
|
|
tree.end
|
|
tree "PMU (Power Management Unit)"
|
|
base ad:0x40007000
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 18.--19. "LDEN,Enable low-driver mode in Deep-sleep mode" "0,1,2,3"
|
|
bitfld.long 0x0 17. "HDS,High-driver mode switch" "0,1"
|
|
bitfld.long 0x0 16. "HDEN,High-driver mode enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "LDOVS,LDO output voltage select" "0,1,2,3"
|
|
bitfld.long 0x0 11. "LDNP,Low-driver mode when use normal power LDO" "0,1"
|
|
bitfld.long 0x0 10. "LDLP,Low-driver mode when use low power LDO." "0,1"
|
|
bitfld.long 0x0 8. "BKPWEN,Backup domain write enable" "0,1"
|
|
bitfld.long 0x0 5.--7. "LVDT,Low voltage detector threshold" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 4. "LVDEN,Low voltage detector enable" "0,1"
|
|
bitfld.long 0x0 3. "STBRST,Standby flag reset" "0,1"
|
|
bitfld.long 0x0 2. "WURST,Wakeup flag reset" "0,1"
|
|
bitfld.long 0x0 1. "STBMOD,Standby mode" "0,1"
|
|
bitfld.long 0x0 0. "LDOLP,LDO low power Mode" "0,1"
|
|
line.long 0x4 "CS,Control and status register"
|
|
bitfld.long 0x4 18.--19. "LDRF,Low-driver mode ready flag" "0,1,2,3"
|
|
rbitfld.long 0x4 17. "HDSRF,High-driver switch ready flag" "0,1"
|
|
rbitfld.long 0x4 16. "HDRF,High-driver ready flag" "0,1"
|
|
rbitfld.long 0x4 14. "LDOVSRF,LDO voltage select ready flag" "0,1"
|
|
bitfld.long 0x4 9. "BLDOON,Backup SRAM LDO on" "0,1"
|
|
bitfld.long 0x4 8. "WUPEN,WKUP Pin (PA0) enable" "0,1"
|
|
rbitfld.long 0x4 3. "BLDORF,Backup SRAM LDO ready flag" "0,1"
|
|
rbitfld.long 0x4 2. "LVDF,Low voltage detector status flag" "0,1"
|
|
rbitfld.long 0x4 1. "STBF,Standby flag" "0,1"
|
|
rbitfld.long 0x4 0. "WUF,Wakeup flag" "0,1"
|
|
tree.end
|
|
tree "RCU (Reset and Clock Unit)"
|
|
base ad:0x40023800
|
|
group.long 0x0++0x1B
|
|
line.long 0x0 "CTL,Control register"
|
|
rbitfld.long 0x0 29. "PLLSAISTB,PLLSAI clock stabilization flag" "0,1"
|
|
bitfld.long 0x0 28. "PLLSAIEN,PLLSAI enable" "0,1"
|
|
rbitfld.long 0x0 27. "PLLI2SSTB,PLLI2S clock stabilization flag" "0,1"
|
|
bitfld.long 0x0 26. "PLLI2SEN,PLLI2S enable" "0,1"
|
|
rbitfld.long 0x0 25. "PLLSTB,PLL clock stabilization flag" "0,1"
|
|
bitfld.long 0x0 24. "PLLEN,PLL enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "CKMEN,HXTAL clock monitor enable" "0,1"
|
|
bitfld.long 0x0 18. "HXTALBPS,High speed crystal oscillator (HXTAL) clock bypass mode enable" "0,1"
|
|
rbitfld.long 0x0 17. "HXTALSTB,High speed crystal oscillator (HXTAL) clock stabilization flag" "0,1"
|
|
bitfld.long 0x0 16. "HXTALEN,High Speed crystal oscillator (HXTAL) enable" "0,1"
|
|
hexmask.long.byte 0x0 8.--15. 1. "IRC16MCALIB,Internal 16MHz RC Oscillator calibration value register"
|
|
hexmask.long.byte 0x0 3.--7. 1. "IRC16MADJ,Internal 16MHz RC Oscillator clock trim adjust value"
|
|
newline
|
|
rbitfld.long 0x0 1. "IRC16MSTB,IRC16M Internal 16MHz RC Oscillator stabilization flag" "0,1"
|
|
bitfld.long 0x0 0. "IRC16MEN,Internal 16MHz RC oscillator enable" "0,1"
|
|
line.long 0x4 "PLL,PLL register"
|
|
hexmask.long.byte 0x4 24.--27. 1. "PLLQ,The PLL Q output frequency division factor from PLL VCO clock"
|
|
bitfld.long 0x4 22. "PLLSEL,PLL clock source selection" "0,1"
|
|
bitfld.long 0x4 16.--17. "PLLP,The PLLP output frequency division factor from PLL VCO clock" "0,1,2,3"
|
|
hexmask.long.word 0x4 6.--14. 1. "PLLN,The PLL VCO clock multiplication factor"
|
|
hexmask.long.byte 0x4 0.--5. 1. "PLLPSC,The PLL VCO source clock prescaler"
|
|
line.long 0x8 "CFG0,Clock configuration register 0"
|
|
bitfld.long 0x8 30.--31. "CKOUT1SEL,CKOUT1 clock source selection" "0,1,2,3"
|
|
bitfld.long 0x8 27.--29. "CKOUT1DIV,The CK_OUT1 divider which the CK_OUT1 frequency can be reduced" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 24.--26. "CKOUT0DIV,The CK_OUT0 divider which the CK_OUT0 frequency can be reduced" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 23. "I2SSEL,I2S clock source selection" "0,1"
|
|
bitfld.long 0x8 21.--22. "CKOUT0SEL,CKOUT0 clock source selection" "0,1,2,3"
|
|
hexmask.long.byte 0x8 16.--20. 1. "RTCDIV,RTC clock divider factor"
|
|
newline
|
|
bitfld.long 0x8 13.--15. "APB2PSC,APB2 prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 10.--12. "APB1PSC,APB1 prescaler selection" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x8 4.--7. 1. "AHBPSC,AHB prescaler selection"
|
|
rbitfld.long 0x8 2.--3. "SCSS,System clock switch status" "0,1,2,3"
|
|
bitfld.long 0x8 0.--1. "SCS,System clock switch" "0,1,2,3"
|
|
line.long 0xC "INT,Clock interrupt register"
|
|
bitfld.long 0xC 23. "CKMIC,HXTAL clock stuck interrupt clear" "0,1"
|
|
bitfld.long 0xC 22. "PLLSAISTBIC,PLLSAI stabilization interrupt clear" "0,1"
|
|
bitfld.long 0xC 21. "PLLI2SSTBIC,PLLI2S stabilization interrupt clear" "0,1"
|
|
bitfld.long 0xC 20. "PLLSTBIC,PLL stabilization interrupt clear" "0,1"
|
|
bitfld.long 0xC 19. "HXTALSTBIC,HXTAL stabilization interrupt clear" "0,1"
|
|
bitfld.long 0xC 18. "IRC16MSTBIC,IRC16M stabilization interrupt clear" "0,1"
|
|
newline
|
|
bitfld.long 0xC 17. "LXTALSTBIC,LXTAL stabilization interrupt clear" "0,1"
|
|
bitfld.long 0xC 16. "IRC32KSTBIC,IRC32K stabilization interrupt clear" "0,1"
|
|
bitfld.long 0xC 14. "PLLSAISTBIE,PLLSAI stabilization interrupt enable" "0,1"
|
|
bitfld.long 0xC 13. "PLLI2SSTBIE,PLLI2S stabilization interrupt enable" "0,1"
|
|
bitfld.long 0xC 12. "PLLSTBIE,PLL stabilization interrupt enable" "0,1"
|
|
bitfld.long 0xC 11. "HXTALSTBIE,HXTAL stabilization interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 10. "IRC16MSTBIE,IRC16M stabilization interrupt enable" "0,1"
|
|
bitfld.long 0xC 9. "LXTALSTBIE,LXTAL stabilization interrupt enable" "0,1"
|
|
bitfld.long 0xC 8. "IRC32KSTBIE,IRC32K stabilization interrupt enable" "0,1"
|
|
rbitfld.long 0xC 7. "CKMIF,HXTAL clock stuck interrupt flag" "0,1"
|
|
rbitfld.long 0xC 6. "PLLSAISTBIF,PLLSAI stabilization interrupt flag" "0,1"
|
|
rbitfld.long 0xC 5. "PLLI2SSTBIF,PLLI2S stabilization interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0xC 4. "PLLSTBIF,PLL stabilization interrupt flag" "0,1"
|
|
rbitfld.long 0xC 3. "HXTALSTBIF,HXTAL stabilization interrupt flag" "0,1"
|
|
rbitfld.long 0xC 2. "IRC16MSTBIF,IRC16M stabilization interrupt flag" "0,1"
|
|
rbitfld.long 0xC 1. "LXTALSTBIF,LXTAL stabilization interrupt flag" "0,1"
|
|
rbitfld.long 0xC 0. "IRC32KSTBIF,IRC32K stabilization interrupt flag" "0,1"
|
|
line.long 0x10 "AHB1RST,AHB1 reset register"
|
|
bitfld.long 0x10 29. "USBHSRST,USBHS reset" "0,1"
|
|
bitfld.long 0x10 25. "ENETRST,Ethernet reset" "0,1"
|
|
bitfld.long 0x10 23. "IPARST,IPA reset" "0,1"
|
|
bitfld.long 0x10 22. "DMA1RST,DMA1 reset" "0,1"
|
|
bitfld.long 0x10 21. "DMA0RST,DMA0 reset" "0,1"
|
|
bitfld.long 0x10 12. "CRCRST,CRC reset" "0,1"
|
|
newline
|
|
bitfld.long 0x10 8. "PIRST,GPIO port I reset" "0,1"
|
|
bitfld.long 0x10 7. "PHRST,GPIO port H reset" "0,1"
|
|
bitfld.long 0x10 6. "PGRST,GPIO port G reset" "0,1"
|
|
bitfld.long 0x10 5. "PFRST,GPIO port F reset" "0,1"
|
|
bitfld.long 0x10 4. "PERST,GPIO port E reset" "0,1"
|
|
bitfld.long 0x10 3. "PDRST,GPIO port D reset" "0,1"
|
|
newline
|
|
bitfld.long 0x10 2. "PCRST,GPIO port C reset" "0,1"
|
|
bitfld.long 0x10 1. "PBRST,GPIO port B reset" "0,1"
|
|
bitfld.long 0x10 0. "PARST,GPIO port A reset" "0,1"
|
|
line.long 0x14 "AHB2RST,AHB2 reset register"
|
|
bitfld.long 0x14 7. "USBFSRST,USBFS reset" "0,1"
|
|
bitfld.long 0x14 6. "TRNGRST,TRNG reset" "0,1"
|
|
bitfld.long 0x14 5. "HAURST,HAU reset" "0,1"
|
|
bitfld.long 0x14 4. "CAURST,CAU reset" "0,1"
|
|
bitfld.long 0x14 3. "PKCAURST,PKCAU reset" "0,1"
|
|
bitfld.long 0x14 0. "DCIRST,DCI reset" "0,1"
|
|
line.long 0x18 "AHB3RST,AHB3 reset register"
|
|
bitfld.long 0x18 0. "EXMCRST,EXMC reset" "0,1"
|
|
group.long 0x20++0x7
|
|
line.long 0x0 "APB1RST,APB1 reset register"
|
|
bitfld.long 0x0 31. "UART7RST,UART7 reset" "0,1"
|
|
bitfld.long 0x0 30. "UART6RST,UART6 reset" "0,1"
|
|
bitfld.long 0x0 29. "DACRST,DAC reset" "0,1"
|
|
bitfld.long 0x0 28. "PMURST,PMU reset" "0,1"
|
|
bitfld.long 0x0 26. "CAN1RST,CAN1 reset" "0,1"
|
|
bitfld.long 0x0 25. "CAN0RST,CAN0 reset" "0,1"
|
|
newline
|
|
bitfld.long 0x0 23. "I2C2RST,I2C2 reset" "0,1"
|
|
bitfld.long 0x0 22. "I2C1RST,I2C1 reset" "0,1"
|
|
bitfld.long 0x0 21. "I2C0RST,I2C0 reset" "0,1"
|
|
bitfld.long 0x0 20. "UART4RST,UART4 reset" "0,1"
|
|
bitfld.long 0x0 19. "UART3RST,UART3 reset" "0,1"
|
|
bitfld.long 0x0 18. "USART2RST,USART2 reset" "0,1"
|
|
newline
|
|
bitfld.long 0x0 17. "USART1RST,USART1 reset" "0,1"
|
|
bitfld.long 0x0 15. "SPI2RST,SPI2 reset" "0,1"
|
|
bitfld.long 0x0 14. "SPI1RST,SPI1 reset" "0,1"
|
|
bitfld.long 0x0 13. "I2C5RST,I2C5 reset" "0,1"
|
|
bitfld.long 0x0 12. "I2C4RST,I2C4 reset" "0,1"
|
|
bitfld.long 0x0 11. "WWDGTRST,WWDGT reset" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "I2C3RST,I2C3 reset" "0,1"
|
|
bitfld.long 0x0 8. "TIMER13RST,TIMER13 reset" "0,1"
|
|
bitfld.long 0x0 7. "TIMER12RST,TIMER12 reset" "0,1"
|
|
bitfld.long 0x0 6. "TIMER11RST,TIMER11 reset" "0,1"
|
|
bitfld.long 0x0 5. "TIMER6RST,TIMER6 reset" "0,1"
|
|
bitfld.long 0x0 4. "TIMER5RST,TIMER5 reset" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "TIMER4RST,TIMER4 reset" "0,1"
|
|
bitfld.long 0x0 2. "TIMER3RST,TIMER3 reset" "0,1"
|
|
bitfld.long 0x0 1. "TIMER2RST,TIMER2 reset" "0,1"
|
|
bitfld.long 0x0 0. "TIMER1RST,TIMER1 reset" "0,1"
|
|
line.long 0x4 "APB2RST,APB2 reset register"
|
|
bitfld.long 0x4 26. "TLIRST,TLI reset" "0,1"
|
|
bitfld.long 0x4 22. "SAIRST,SAI reset" "0,1"
|
|
bitfld.long 0x4 21. "SPI5RST,SPI5 reset" "0,1"
|
|
bitfld.long 0x4 20. "SPI4RST,SPI4 reset" "0,1"
|
|
bitfld.long 0x4 18. "TIMER10RST,TIMER10 reset" "0,1"
|
|
bitfld.long 0x4 17. "TIMER9RST,TIMER9 reset" "0,1"
|
|
newline
|
|
bitfld.long 0x4 16. "TIMER8RST,TIMER8 reset" "0,1"
|
|
bitfld.long 0x4 14. "SYSCFGRST,SYSCFG reset" "0,1"
|
|
bitfld.long 0x4 13. "SPI3RST,SPI3 reset" "0,1"
|
|
bitfld.long 0x4 12. "SPI0RST,SPI0 reset" "0,1"
|
|
bitfld.long 0x4 11. "SDIORST,SDIO reset" "0,1"
|
|
bitfld.long 0x4 8. "ADCRST,ADC reset" "0,1"
|
|
newline
|
|
bitfld.long 0x4 5. "USART5RST,USART5 reset" "0,1"
|
|
bitfld.long 0x4 4. "USART0RST,USART0 reset" "0,1"
|
|
bitfld.long 0x4 1. "TIMER7RST,TIMER7 reset" "0,1"
|
|
bitfld.long 0x4 0. "TIMER0RST,TIMER0 reset" "0,1"
|
|
group.long 0x30++0xB
|
|
line.long 0x0 "AHB1EN,AHB1 enable register"
|
|
bitfld.long 0x0 30. "USBHSULPIEN,USBHS ULPI clock enable" "0,1"
|
|
bitfld.long 0x0 29. "USBHSEN,USBHS clock enable" "0,1"
|
|
bitfld.long 0x0 28. "ENETPTPEN,Ethernet PTP clock enable" "0,1"
|
|
bitfld.long 0x0 27. "ENETRXEN,Ethernet RX clock enable" "0,1"
|
|
bitfld.long 0x0 26. "ENETTXEN,Ethernet TX clock enable" "0,1"
|
|
bitfld.long 0x0 25. "ENETEN,Ethernet clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 23. "IPAEN,IPA clock enable" "0,1"
|
|
bitfld.long 0x0 22. "DMA1EN,DMA1 clock enable" "0,1"
|
|
bitfld.long 0x0 21. "DMA0EN,DMA0 clock enable" "0,1"
|
|
bitfld.long 0x0 20. "TCMSRAMEN,TCMSRAM clock enable" "0,1"
|
|
bitfld.long 0x0 18. "BKPSRAMEN,BKPSRAM clock enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCEN,CRC clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "PIEN,GPIO port I clock enable" "0,1"
|
|
bitfld.long 0x0 7. "PHEN,GPIO port H clock enable" "0,1"
|
|
bitfld.long 0x0 6. "PGEN,GPIO port G clock enable" "0,1"
|
|
bitfld.long 0x0 5. "PFEN,GPIO port F clock enable" "0,1"
|
|
bitfld.long 0x0 4. "PEEN,GPIO port E clock enable" "0,1"
|
|
bitfld.long 0x0 3. "PDEN,GPIO port D clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "PCEN,GPIO port C clock enable" "0,1"
|
|
bitfld.long 0x0 1. "PBEN,GPIO port B clock enable" "0,1"
|
|
bitfld.long 0x0 0. "PAEN,GPIO port A clock enable" "0,1"
|
|
line.long 0x4 "AHB2EN,AHB2 enable register"
|
|
bitfld.long 0x4 7. "USBFSEN,USBFS clock enable" "0,1"
|
|
bitfld.long 0x4 6. "TRNGEN,TRNG clock enable" "0,1"
|
|
bitfld.long 0x4 5. "HAUEN,HAU clock enable" "0,1"
|
|
bitfld.long 0x4 4. "CAUEN,CAU clock enable" "0,1"
|
|
bitfld.long 0x4 3. "PKCAUEN,PKCAU clock enable" "0,1"
|
|
bitfld.long 0x4 0. "DCIEN,DCI clock enable" "0,1"
|
|
line.long 0x8 "AHB3EN,AHB3 enable register"
|
|
bitfld.long 0x8 0. "EXMCEN,EXMC clock enable" "0,1"
|
|
group.long 0x40++0x7
|
|
line.long 0x0 "APB1EN,APB1 enable register"
|
|
bitfld.long 0x0 31. "UART7EN,UART7 clock enable" "0,1"
|
|
bitfld.long 0x0 30. "UART6EN,UART6 clock enable" "0,1"
|
|
bitfld.long 0x0 29. "DACEN,DAC clock enable" "0,1"
|
|
bitfld.long 0x0 28. "PMUEN,PMU clock enable" "0,1"
|
|
bitfld.long 0x0 26. "CAN1EN,CAN1 clock enable" "0,1"
|
|
bitfld.long 0x0 25. "CAN0EN,CAN0 clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 23. "I2C2EN,I2C2 clock enable" "0,1"
|
|
bitfld.long 0x0 22. "I2C1EN,I2C1 clock enable" "0,1"
|
|
bitfld.long 0x0 21. "I2C0EN,I2C0 clock enable" "0,1"
|
|
bitfld.long 0x0 20. "UART4EN,UART4 clock enable" "0,1"
|
|
bitfld.long 0x0 19. "UART3EN,UART3 clock enable" "0,1"
|
|
bitfld.long 0x0 18. "USART2EN,USART2 clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 17. "USART1EN,USART1 clock enable" "0,1"
|
|
bitfld.long 0x0 15. "SPI2EN,SPI2 clock enable" "0,1"
|
|
bitfld.long 0x0 14. "SPI1EN,SPI1 clock enable" "0,1"
|
|
bitfld.long 0x0 13. "I2C5EN,I2C5 clock enable" "0,1"
|
|
bitfld.long 0x0 12. "I2C4EN,I2C4 clock enable" "0,1"
|
|
bitfld.long 0x0 11. "WWDGTEN,WWDGT clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "I2C3EN,I2C3 clock enable" "0,1"
|
|
bitfld.long 0x0 8. "TIMER13EN,TIMER13 clock enable" "0,1"
|
|
bitfld.long 0x0 7. "TIMER12EN,TIMER12 clock enable" "0,1"
|
|
bitfld.long 0x0 6. "TIMER11EN,TIMER11 clock enable" "0,1"
|
|
bitfld.long 0x0 5. "TIMER6EN,TIMER6 clock enable" "0,1"
|
|
bitfld.long 0x0 4. "TIMER5EN,TIMER5 clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "TIMER4EN,TIMER4 clock enable" "0,1"
|
|
bitfld.long 0x0 2. "TIMER3EN,TIMER3 clock enable" "0,1"
|
|
bitfld.long 0x0 1. "TIMER2EN,TIMER2 clock enable" "0,1"
|
|
bitfld.long 0x0 0. "TIMER1EN,TIMER1 clock enable" "0,1"
|
|
line.long 0x4 "APB2EN,APB2 enable register"
|
|
bitfld.long 0x4 26. "TLIEN,TLI clock enable" "0,1"
|
|
bitfld.long 0x4 22. "SAIEN,SAI clock enable" "0,1"
|
|
bitfld.long 0x4 21. "SPI5EN,SPI5 clock enable" "0,1"
|
|
bitfld.long 0x4 20. "SPI4EN,SPI4 clock enable" "0,1"
|
|
bitfld.long 0x4 18. "TIMER10EN,TIMER10 clock enable" "0,1"
|
|
bitfld.long 0x4 17. "TIMER9EN,TIMER9 clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 16. "TIMER8EN,TIMER8 clock enable" "0,1"
|
|
bitfld.long 0x4 14. "SYSCFGEN,SYSCFG clock enable" "0,1"
|
|
bitfld.long 0x4 13. "SPI3EN,SPI3 clock enable" "0,1"
|
|
bitfld.long 0x4 12. "SPI0EN,SPI0 clock enable" "0,1"
|
|
bitfld.long 0x4 11. "SDIOEN,SDIO clock enable" "0,1"
|
|
bitfld.long 0x4 10. "ADC2EN,ADC2 clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 9. "ADC1EN,ADC1 clock enable" "0,1"
|
|
bitfld.long 0x4 8. "ADC0EN,ADC0 clock enable" "0,1"
|
|
bitfld.long 0x4 5. "USART5EN,USART5 clock enable" "0,1"
|
|
bitfld.long 0x4 4. "USART0EN,USART0 clock enable" "0,1"
|
|
bitfld.long 0x4 1. "TIMER7EN,TIMER7 clock enable" "0,1"
|
|
bitfld.long 0x4 0. "TIMER0EN,TIMER0 clock enable" "0,1"
|
|
group.long 0x50++0xB
|
|
line.long 0x0 "AHB1SPEN,AHB1 sleep mode enable register"
|
|
bitfld.long 0x0 30. "USBHSULPISPEN,USBHS ULPI clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 29. "USBHSSPEN,USBHS clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 28. "ENETPTPSPEN,Ethernet PTP clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 27. "ENETRXSPEN,Ethernet RX clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 26. "ENETTXSPEN,Ethernet TX clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 25. "ENETSPEN,Ethernet clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 23. "IPASPEN,IPA clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 22. "DMA1SPEN,DMA1 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 21. "DMA0SPEN,DMA0 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 19. "SRAM2SPEN,SRAM2 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 18. "BKPSRAMSPEN,BKPSRAM clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 17. "SRAM1SPEN,SRAM1 clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 16. "SRAM0SPEN,SRAM0 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 15. "FMCSPEN,FMC clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 12. "CRCSPEN,CRC clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 8. "PISPEN,GPIO port I clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 7. "PHSPEN,GPIO port H clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 6. "PGSPEN,GPIO port G clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "PFSPEN,GPIO port F clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 4. "PESPEN,GPIO port E clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 3. "PDSPEN,GPIO port D clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 2. "PCSPEN,GPIO port C clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 1. "PBSPEN,GPIO port B clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 0. "PASPEN,GPIO port A clock enable when sleep mode" "0,1"
|
|
line.long 0x4 "AHB2SPEN,AHB2 sleep mode enable register"
|
|
bitfld.long 0x4 7. "USBFSSPEN,USBFS clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 6. "TRNGSPEN,TRNG clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 5. "HAUSPEN,HAU clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 4. "CAUSPEN,CAU clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 3. "PKCAUSPEN,PKCAU clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 0. "DCISPEN,DCI clock enable when sleep mode" "0,1"
|
|
line.long 0x8 "AHB3SPEN,AHB3 sleep mode enable register"
|
|
bitfld.long 0x8 0. "EXMCSPEN,EXMC clock enable when sleep mode" "0,1"
|
|
group.long 0x60++0x7
|
|
line.long 0x0 "APB1SPEN,APB1 sleep mode enable register"
|
|
bitfld.long 0x0 31. "UART7SPEN,UART7 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 30. "UART6SPEN,UART6 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 29. "DACSPEN,DAC clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 28. "PMUSPEN,PMU clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 26. "CAN1SPEN,CAN1 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 25. "CAN0SPEN,CAN0 clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 23. "I2C2SPEN,I2C2 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 22. "I2C1SPEN,I2C1 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 21. "I2C0SPEN,I2C0 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 20. "UART4SPEN,UART4 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 19. "UART3SPEN,UART3 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 18. "USART2SPEN,USART2 clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 17. "USART1SPEN,USART1 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 15. "SPI2SPEN,SPI2 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 14. "SPI1SPEN,SPI1 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 13. "I2C5SPEN,I2C5 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 12. "I2C4SPEN,I2C4 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 11. "WWDGTSPEN,WWDGT clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 10. "I2C3SPEN,I2C3 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 8. "TIMER13SPEN,TIMER13 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 7. "TIMER12SPEN,TIMER12 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 6. "TIMER11SPEN,TIMER11 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 5. "TIMER6SPEN,TIMER6 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 4. "TIMER5SPEN,TIMER5 clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "TIMER4SPEN,TIMER4 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 2. "TIMER3SPEN,TIMER3 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 1. "TIMER2SPEN,TIMER2 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x0 0. "TIMER1SPEN,TIMER1 clock enable when sleep mode" "0,1"
|
|
line.long 0x4 "APB2SPEN,APB2 sleep mode enable register"
|
|
bitfld.long 0x4 26. "TLISPEN,TLI clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 22. "SAISPEN,SAI clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 21. "SPI5SPEN,SPI5 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 20. "SPI4SPEN,SPI4 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 18. "TIMER10SPEN,TIMER10 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 17. "TIMER9SPEN,TIMER9 clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 16. "TIMER8SPEN,TIMER8 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 14. "SYSCFGSPEN,SYSCFG clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 13. "SPI3SPEN,SPI3 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 12. "SPI0SPEN,SPI0 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 11. "SDIOSPEN,SDIO clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 10. "ADC2SPEN,ADC2 clock enable when sleep mode" "0,1"
|
|
newline
|
|
bitfld.long 0x4 9. "ADC1SPEN,ADC1 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 8. "ADC0SPEN,ADC0 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 5. "USART5SPEN,USART5 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 4. "USART0SPEN,USART0 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 1. "TIMER7SPEN,TIMER7 clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x4 0. "TIMER0SPEN,TIMER0 clock enable when sleep mode" "0,1"
|
|
group.long 0x70++0x7
|
|
line.long 0x0 "BDCTL,Backup domain control register"
|
|
bitfld.long 0x0 16. "BKPRST,Backup domain reset" "0,1"
|
|
bitfld.long 0x0 15. "RTCEN,RTC clock enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "RTCSRC,RTC clock entry selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "LXTALDRI,LXTAL drive capability" "0,1"
|
|
bitfld.long 0x0 2. "LXTALBPS,LXTAL bypass mode enable" "0,1"
|
|
rbitfld.long 0x0 1. "LXTALSTB,Low speed crystal oscillator stabilization flag" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "LXTALEN,LXTAL enable" "0,1"
|
|
line.long 0x4 "RSTSCK,Reset source/clock register"
|
|
rbitfld.long 0x4 31. "LPRSTF,Low-power reset flag" "0,1"
|
|
rbitfld.long 0x4 30. "WWDGTRSTF,Window watchdog timer reset flag" "0,1"
|
|
rbitfld.long 0x4 29. "FWDGTRSTF,Free watchdog timer reset flag" "0,1"
|
|
rbitfld.long 0x4 28. "SWRSTF,Software reset flag" "0,1"
|
|
rbitfld.long 0x4 27. "PORRSTF,Power reset flag" "0,1"
|
|
rbitfld.long 0x4 26. "EPRSTF,External PIN reset flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x4 25. "BORRSTF,BOR reset flag" "0,1"
|
|
bitfld.long 0x4 24. "RSTFC,Reset flag clear" "0,1"
|
|
rbitfld.long 0x4 1. "IRC32KSTB,IRC32K stabilization flag" "0,1"
|
|
bitfld.long 0x4 0. "IRC32KEN,IRC32K enable" "0,1"
|
|
group.long 0x80++0xF
|
|
line.long 0x0 "PLLSSCTL,PLL clock spread spectrum control register"
|
|
bitfld.long 0x0 31. "SSCGON,PLL spread spectrum modulation enable" "0,1"
|
|
bitfld.long 0x0 30. "SS_TYPE,PLL spread spectrum modulation type select" "0,1"
|
|
hexmask.long.word 0x0 13.--27. 1. "MODSTEP,These bits configure PLL spread spectrum modulation profile amplitude and frequency."
|
|
hexmask.long.word 0x0 0.--12. 1. "MODCNT,These bits configure PLL spread spectrum modulation profile amplitude and frequency."
|
|
line.long 0x4 "PLLI2S,PLLI2S register"
|
|
bitfld.long 0x4 28.--30. "PLLI2SR,The PLLI2S R output frequency division factor from PLLI2S VCO clock" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x4 24.--27. 1. "PLLI2SQ,The PLLI2SQ output frequency division factor from PLLI2S VCO clock"
|
|
hexmask.long.word 0x4 6.--14. 1. "PLLI2SN,The PLLI2S VCO clock multiplication factor"
|
|
line.long 0x8 "PLLSAI,PLLSAI register"
|
|
bitfld.long 0x8 28.--30. "PLLSAIR,The PLLSAI R output frequency division factor from PLLSAI VCO clock" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x8 24.--27. 1. "PLLSAIQ,The PLLSAIQ output frequency division factor from PLLSAI VCO clock"
|
|
bitfld.long 0x8 16.--17. "PLLSAIP,The PLLSAI P output frequency division factor from PLLSAI VCO clock" "0,1,2,3"
|
|
hexmask.long.word 0x8 6.--14. 1. "PLLSAIN,The PLLSAI VCO clock multiplication factor"
|
|
line.long 0xC "CFG1,Clock configuration register 1"
|
|
bitfld.long 0xC 24. "TIMERSEL,TIMER clock selection" "0,1"
|
|
bitfld.long 0xC 20.--21. "SAISEL,SAI clock selection" "0,1,2,3"
|
|
bitfld.long 0xC 16.--17. "PLLSAIRDIV,The divider factor from PLLSAIR clock" "0,1,2,3"
|
|
group.long 0x94++0x3
|
|
line.long 0x0 "CFG2,Clock configuration register 2"
|
|
bitfld.long 0x0 4.--5. "I2C5SEL,I2C5 clock source selection" "0,1,2,3"
|
|
bitfld.long 0x0 2.--3. "I2C4SEL,I2C4 clock source selection" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "I2C3SEL,I2C3 clock source selection" "0,1,2,3"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "ADDCTL,Additional clock control register"
|
|
hexmask.long.byte 0x0 24.--31. 1. "IRC48MCALIB,Internal 48MHz RC oscillator calibration value register"
|
|
rbitfld.long 0x0 17. "IRC48MSTB,Internal 48MHz RC oscillator clock stabilization Flag" "0,1"
|
|
bitfld.long 0x0 16. "IRC48MEN,Internal 48MHz RC oscillator enable" "0,1"
|
|
bitfld.long 0x0 1. "PLL48MSEL,PLL48M clock selection" "0,1"
|
|
bitfld.long 0x0 0. "CK48MSEL,48MHz clock selection" "0,1"
|
|
group.long 0xCC++0x3
|
|
line.long 0x0 "ADDINT,Additional clock interrupt register"
|
|
bitfld.long 0x0 22. "IRC48MSTBIC,Internal 48 MHz RC oscillator Stabilization interrupt clear" "0,1"
|
|
bitfld.long 0x0 14. "IRC48MSTBIE,Internal 48 MHz RC oscillator Stabilization interrupt enable" "0,1"
|
|
rbitfld.long 0x0 6. "IRC48MSTBIF,IRC48M stabilization interrupt flag" "0,1"
|
|
group.long 0xE0++0xB
|
|
line.long 0x0 "ADDAPB1RST,APB1 additional reset register"
|
|
bitfld.long 0x0 31. "IREFRST,IREF reset" "0,1"
|
|
bitfld.long 0x0 27. "CTCRST,CTC reset" "0,1"
|
|
line.long 0x4 "ADDAPB1EN,APB1 additional enable register"
|
|
bitfld.long 0x4 31. "IREFEN,IREF interface clock enable" "0,1"
|
|
bitfld.long 0x4 27. "CTCEN,CTC clock enable" "0,1"
|
|
line.long 0x8 "ADDAPB1SPEN,APB1 additional sleep mode enable register"
|
|
bitfld.long 0x8 31. "IREFSPEN,IREF interface clock enable when sleep mode" "0,1"
|
|
bitfld.long 0x8 27. "CTCSPEN,CTC clock enable when sleep mode" "0,1"
|
|
wgroup.long 0x100++0x3
|
|
line.long 0x0 "VKEY,Voltage key register"
|
|
hexmask.long 0x0 0.--31. 1. "KEY,The key of RCU_DSV register"
|
|
group.long 0x134++0x3
|
|
line.long 0x0 "DSV,Deep-sleep mode voltage register"
|
|
bitfld.long 0x0 0.--2. "DSLPVS,Deep-sleep mode voltage select" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "RTC (Real-Time Clock)"
|
|
base ad:0x40002800
|
|
group.long 0x0++0x23
|
|
line.long 0x0 "TIME,Time register"
|
|
bitfld.long 0x0 22. "PM,AM/PM mark" "0,1"
|
|
bitfld.long 0x0 20.--21. "HRT,Hour tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "HRU,Hour units in BCD code"
|
|
bitfld.long 0x0 12.--14. "MNT,Minute tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 8.--11. 1. "MNU,Minute units in BCD code"
|
|
bitfld.long 0x0 4.--6. "SCT,Second tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 0.--3. 1. "SCU,Second units in BCD code"
|
|
line.long 0x4 "DATE,Date register"
|
|
hexmask.long.byte 0x4 20.--23. 1. "YRT,Year tens in BCD code"
|
|
hexmask.long.byte 0x4 16.--19. 1. "YRU,Year units in BCD code"
|
|
bitfld.long 0x4 13.--15. "DOW,Days of the week" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 12. "MONT,Month tens in BCD code" "0,1"
|
|
hexmask.long.byte 0x4 8.--11. 1. "MONU,Month units in BCD code"
|
|
bitfld.long 0x4 4.--5. "DAYT,Day tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x4 0.--3. 1. "DAYU,Day units in BCD code"
|
|
line.long 0x8 "CTL,Control register"
|
|
bitfld.long 0x8 23. "COEN,Calibration output enable" "0,1"
|
|
bitfld.long 0x8 21.--22. "OS,Output selection" "0,1,2,3"
|
|
bitfld.long 0x8 20. "OPOL,Output polarity" "0,1"
|
|
bitfld.long 0x8 19. "COS,Calibration output selection" "0,1"
|
|
bitfld.long 0x8 18. "DSM,Daylight saving mark" "0,1"
|
|
bitfld.long 0x8 17. "S1H,Subtract 1 hour(winter time change)" "0,1"
|
|
bitfld.long 0x8 16. "A1H,Add 1 hour(summer time change)" "0,1"
|
|
bitfld.long 0x8 15. "TSIE,Time-stamp interrupt enable" "0,1"
|
|
bitfld.long 0x8 14. "WTIE,Auto-wakeup timer interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 13. "ALRM1IE,RTC alarm-1 interrupt enable" "0,1"
|
|
bitfld.long 0x8 12. "ALRM0IE,RTC alarm-0 interrupt enable" "0,1"
|
|
bitfld.long 0x8 11. "TSEN,Time-stamp function enable" "0,1"
|
|
bitfld.long 0x8 10. "WTEN,Auto-wakeup timer function enable" "0,1"
|
|
bitfld.long 0x8 9. "ALRM1EN,Alarm-1 function enable" "0,1"
|
|
bitfld.long 0x8 8. "ALRM0EN,Alarm-0 function enable" "0,1"
|
|
bitfld.long 0x8 7. "CCEN,Coarse calibration function enable" "0,1"
|
|
bitfld.long 0x8 6. "CS,Clock System" "0,1"
|
|
bitfld.long 0x8 5. "BPSHAD,Shadow registers bypass control" "0,1"
|
|
newline
|
|
bitfld.long 0x8 4. "REFEN,Reference clock detection function enable" "0,1"
|
|
bitfld.long 0x8 3. "TSEG,Valid event edge of time-stamp" "0,1"
|
|
bitfld.long 0x8 0.--2. "WTCS,Auto-wakeup timer clock selection" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "STAT,Status register"
|
|
rbitfld.long 0xC 16. "SCPF,Smooth calibration pending flag" "0,1"
|
|
bitfld.long 0xC 14. "TP1F,RTC_TAMP1 detected flag" "0,1"
|
|
bitfld.long 0xC 13. "TP0F,RTC_TAMP0 detected flag" "0,1"
|
|
bitfld.long 0xC 12. "TSOVRF,Time-stamp overflow flag" "0,1"
|
|
bitfld.long 0xC 11. "TSF,Time-stamp flag" "0,1"
|
|
bitfld.long 0xC 10. "WTF,Wakeup timer flag" "0,1"
|
|
bitfld.long 0xC 9. "ALRM1F,Alarm-1 occurs flag" "0,1"
|
|
bitfld.long 0xC 8. "ALRM0F,Alarm-0 occurs flag" "0,1"
|
|
bitfld.long 0xC 7. "INITM,Enter initialization mode" "0,1"
|
|
newline
|
|
rbitfld.long 0xC 6. "INITF,Initialization state flag" "0,1"
|
|
bitfld.long 0xC 5. "RSYNF,Register synchronization flag" "0,1"
|
|
rbitfld.long 0xC 4. "YCM,Year configuration mark" "0,1"
|
|
rbitfld.long 0xC 3. "SOPF,Shift function operation pending flag" "0,1"
|
|
rbitfld.long 0xC 2. "WTWF,Wakeup timer write enable flag" "0,1"
|
|
rbitfld.long 0xC 1. "ALRM1WF,Alarm 1 configuration can be write flag" "0,1"
|
|
rbitfld.long 0xC 0. "ALRM0WF,Alarm 0 configuration can be write flag" "0,1"
|
|
line.long 0x10 "PSC,Prescaler register"
|
|
hexmask.long.byte 0x10 16.--22. 1. "FACTOR_A,Asynchronous prescaler factor"
|
|
hexmask.long.word 0x10 0.--14. 1. "FACTOR_S,Synchronous prescaler factor"
|
|
line.long 0x14 "WUT,Wakeup timer register"
|
|
hexmask.long.word 0x14 0.--15. 1. "WTRV,Auto-wakeup timer reloads value."
|
|
line.long 0x18 "COSC,Coarse calibration register"
|
|
bitfld.long 0x18 7. "COSD,Coarse Calibration direction" "0,1"
|
|
hexmask.long.byte 0x18 0.--4. 1. "COSS,Coarse Calibration step"
|
|
line.long 0x1C "ALRM0TD,Alarm 0 time and date register"
|
|
bitfld.long 0x1C 31. "MSKD,Alarm date mask bit" "0,1"
|
|
bitfld.long 0x1C 30. "DOWS,Day of the week selected" "0,1"
|
|
bitfld.long 0x1C 28.--29. "DAYT,Date tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x1C 24.--27. 1. "DAYU,Date units or week day in BCD code"
|
|
bitfld.long 0x1C 23. "MSKH,Alarm hour mask bit" "0,1"
|
|
bitfld.long 0x1C 22. "PM,AM/PM flag" "0,1"
|
|
bitfld.long 0x1C 20.--21. "HRT,Hour tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x1C 16.--19. 1. "HRU,Hour units in BCD code"
|
|
bitfld.long 0x1C 15. "MSKM,Alarm minutes mask bit" "0,1"
|
|
newline
|
|
bitfld.long 0x1C 12.--14. "MNT,Minutes tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x1C 8.--11. 1. "MNU,Minutes units in BCD code"
|
|
bitfld.long 0x1C 7. "MSKS,Alarm second mask bit" "0,1"
|
|
bitfld.long 0x1C 4.--6. "SCT,Second tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x1C 0.--3. 1. "SCU,Second units in BCD code"
|
|
line.long 0x20 "ALRM1TD,Alarm 1 time and date register"
|
|
bitfld.long 0x20 31. "MSKD,Alarm date mask bit" "0,1"
|
|
bitfld.long 0x20 30. "DOWS,Day of the week selected" "0,1"
|
|
bitfld.long 0x20 28.--29. "DAYT,Day tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x20 24.--27. 1. "DAYU,Day units or week day in BCD code"
|
|
bitfld.long 0x20 23. "MSKH,Alarm hour mask bit" "0,1"
|
|
bitfld.long 0x20 22. "PM,AM/PM flag" "0,1"
|
|
bitfld.long 0x20 20.--21. "HRT,Hour tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x20 16.--19. 1. "HRU,Hour units in BCD code"
|
|
bitfld.long 0x20 15. "MSKM,Alarm minutes mask bit" "0,1"
|
|
newline
|
|
bitfld.long 0x20 12.--14. "MNT,Minutes tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x20 8.--11. 1. "MNU,Minutes units in BCD code"
|
|
bitfld.long 0x20 7. "MSKS,Alarm second mask bit" "0,1"
|
|
bitfld.long 0x20 4.--6. "SCT,Second tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x20 0.--3. 1. "SCU,Second units in BCD code"
|
|
wgroup.long 0x24++0x3
|
|
line.long 0x0 "WPK,Write protection key register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "WPK,Key for write protection"
|
|
rgroup.long 0x28++0x3
|
|
line.long 0x0 "SS,Sub second register"
|
|
hexmask.long.word 0x0 0.--15. 1. "SSC,Sub second value"
|
|
wgroup.long 0x2C++0x3
|
|
line.long 0x0 "SHIFTCTL,Shift function control register"
|
|
bitfld.long 0x0 31. "A1S,One second add" "0,1"
|
|
hexmask.long.word 0x0 0.--14. 1. "SFS,Subtract a fraction of a second"
|
|
rgroup.long 0x30++0xB
|
|
line.long 0x0 "TTS,Time of time stamp register"
|
|
bitfld.long 0x0 22. "PM,AM/PM mark" "0,1"
|
|
bitfld.long 0x0 20.--21. "HRT,Hour tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x0 16.--19. 1. "HRU,Hour units in BCD code"
|
|
bitfld.long 0x0 12.--14. "MNT,Minute tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 8.--11. 1. "MNU,Minute units in BCD code"
|
|
bitfld.long 0x0 4.--6. "SCT,Second tens in BCD code" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x0 0.--3. 1. "SCU,Second units in BCD code"
|
|
line.long 0x4 "DTS,Date of time stamp register"
|
|
bitfld.long 0x4 13.--15. "DOW,Days of the week" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 12. "MONT,Month tens in BCD code" "0,1"
|
|
hexmask.long.byte 0x4 8.--11. 1. "MONU,Month units in BCD code"
|
|
bitfld.long 0x4 4.--5. "DAYT,Day tens in BCD code" "0,1,2,3"
|
|
hexmask.long.byte 0x4 0.--3. 1. "DAYU,Day units in BCD code"
|
|
line.long 0x8 "SSTS,Sub second of time stamp register"
|
|
hexmask.long.word 0x8 0.--15. 1. "SSC,Sub second value"
|
|
group.long 0x3C++0xF
|
|
line.long 0x0 "HRFC,High resolution frequency compensation register"
|
|
bitfld.long 0x0 15. "FREQI,Increase RTC frequency by 488.5PPM" "0,1"
|
|
bitfld.long 0x0 14. "CWND8,Frequency compensation window 8 second selected" "0,1"
|
|
bitfld.long 0x0 13. "CWND16,Frequency compensation window 16 second selected" "0,1"
|
|
hexmask.long.word 0x0 0.--8. 1. "CMSK,Calibration mask number"
|
|
line.long 0x4 "TAMP,Tamper register"
|
|
bitfld.long 0x4 18. "AOT,RTC_ALARM Output Type" "0,1"
|
|
bitfld.long 0x4 17. "TSSEL,Timestamp input selection:" "0,1"
|
|
bitfld.long 0x4 16. "TP0SEL,Tamper 0 function input selection" "0,1"
|
|
bitfld.long 0x4 15. "DISPU,RTC_TAMPx pull up disable bit" "0,1"
|
|
bitfld.long 0x4 13.--14. "PRCH,Pre-charge duration time of RTC_TAMPx" "0,1,2,3"
|
|
bitfld.long 0x4 11.--12. "FLT,RTC_TAMPx filter count setting" "0,1,2,3"
|
|
bitfld.long 0x4 8.--10. "FREQ,Sampling frequency of tamper event detection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 7. "TPTS,Make tamper function used for timestamp function" "0,1"
|
|
bitfld.long 0x4 4. "TP1EG,Tamper 1 event trigger edge" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "TP1EN,Tamper 1 detection enable" "0,1"
|
|
bitfld.long 0x4 2. "TPIE,Tamper detection interrupt enable" "0,1"
|
|
bitfld.long 0x4 1. "TP0EG,Tamper 0 event trigger edge" "0,1"
|
|
bitfld.long 0x4 0. "TP0EN,Tamper 0 detection enable" "0,1"
|
|
line.long 0x8 "ALRM0SS,Alarm 0 sub second register"
|
|
hexmask.long.byte 0x8 24.--27. 1. "MSKSSC,Mask control bit of SSC"
|
|
hexmask.long.word 0x8 0.--14. 1. "SSC,Alarm sub second value"
|
|
line.long 0xC "ALRM1SS,Alarm 1 sub second register"
|
|
hexmask.long.byte 0xC 24.--27. 1. "MSKSSC,Mask control bit of SSC"
|
|
hexmask.long.word 0xC 0.--14. 1. "SSC,Alarm sub second value"
|
|
group.long 0x50++0x4F
|
|
line.long 0x0 "BKP0,backup register"
|
|
hexmask.long 0x0 0.--31. 1. "DATA,Data"
|
|
line.long 0x4 "BKP1,backup register"
|
|
hexmask.long 0x4 0.--31. 1. "DATA,Data"
|
|
line.long 0x8 "BKP2,backup register"
|
|
hexmask.long 0x8 0.--31. 1. "DATA,Data"
|
|
line.long 0xC "BKP3,backup register"
|
|
hexmask.long 0xC 0.--31. 1. "DATA,Data"
|
|
line.long 0x10 "BKP4,backup register"
|
|
hexmask.long 0x10 0.--31. 1. "DATA,Data"
|
|
line.long 0x14 "BKP5,backup register"
|
|
hexmask.long 0x14 0.--31. 1. "DATA,Data"
|
|
line.long 0x18 "BKP6,backup register"
|
|
hexmask.long 0x18 0.--31. 1. "DATA,Data"
|
|
line.long 0x1C "BKP7,backup register"
|
|
hexmask.long 0x1C 0.--31. 1. "DATA,Data"
|
|
line.long 0x20 "BKP8,backup register"
|
|
hexmask.long 0x20 0.--31. 1. "DATA,Data"
|
|
line.long 0x24 "BKP9,backup register"
|
|
hexmask.long 0x24 0.--31. 1. "DATA,Data"
|
|
line.long 0x28 "BKP10,backup register"
|
|
hexmask.long 0x28 0.--31. 1. "DATA,Data"
|
|
line.long 0x2C "BKP11,backup register"
|
|
hexmask.long 0x2C 0.--31. 1. "DATA,Data"
|
|
line.long 0x30 "BKP12,backup register"
|
|
hexmask.long 0x30 0.--31. 1. "DATA,Data"
|
|
line.long 0x34 "BKP13,backup register"
|
|
hexmask.long 0x34 0.--31. 1. "DATA,Data"
|
|
line.long 0x38 "BKP14,backup register"
|
|
hexmask.long 0x38 0.--31. 1. "DATA,Data"
|
|
line.long 0x3C "BKP15,backup register"
|
|
hexmask.long 0x3C 0.--31. 1. "DATA,Data"
|
|
line.long 0x40 "BKP16,backup register"
|
|
hexmask.long 0x40 0.--31. 1. "DATA,Data"
|
|
line.long 0x44 "BKP17,backup register"
|
|
hexmask.long 0x44 0.--31. 1. "DATA,Data"
|
|
line.long 0x48 "BKP18,backup register"
|
|
hexmask.long 0x48 0.--31. 1. "DATA,Data"
|
|
line.long 0x4C "BKP19,backup register"
|
|
hexmask.long 0x4C 0.--31. 1. "DATA,Data"
|
|
tree.end
|
|
tree "SAI (Serial Audio Interface)"
|
|
base ad:0x40015800
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "SYNCFG,Synchronize configuration register"
|
|
bitfld.long 0x0 4.--5. "SYNO,Synchronization outputs" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "SYNI,Synchronization inputs." "0,1,2,3"
|
|
line.long 0x4 "B0CFG0,Block 0 configuration registe"
|
|
bitfld.long 0x4 27. "MCLKEN,The master clock enable" "0,1"
|
|
bitfld.long 0x4 26. "MOSPR,The master clock oversampling rate." "0,1"
|
|
hexmask.long.byte 0x4 20.--25. 1. "MDIV,Master clock divider ratio."
|
|
bitfld.long 0x4 19. "BYPASS,Clock divider logic bypass." "0,1"
|
|
bitfld.long 0x4 17. "DMAEN,DMA enable." "0,1"
|
|
bitfld.long 0x4 16. "SAIEN,SAI sub-block enable." "0,1"
|
|
bitfld.long 0x4 13. "ODRIV,Output Drive." "0,1"
|
|
bitfld.long 0x4 12. "MONO,Stereo and Mono mode selection." "0,1"
|
|
bitfld.long 0x4 10.--11. "SYNCMOD,Synchronization mode." "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x4 9. "SAMPEDGE,Sampling clock edge." "0,1"
|
|
bitfld.long 0x4 8. "SHIFTDIR,Shift direction." "0,1"
|
|
bitfld.long 0x4 5.--7. "DATAWD,Data width." "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 2.--3. "PROT,Protocol selection." "0,1,2,3"
|
|
bitfld.long 0x4 0.--1. "OPTMOD,Operating mode." "0,1,2,3"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "B1CFG0,Block 1 configuration registe"
|
|
bitfld.long 0x0 27. "MCLKEN,The master clock enable" "0,1"
|
|
bitfld.long 0x0 26. "MOSPR,The master clock oversampling rate." "0,1"
|
|
hexmask.long.byte 0x0 20.--25. 1. "MDIV,Master clock divider ratio."
|
|
bitfld.long 0x0 19. "BYPASS,Clock divider logic bypass." "0,1"
|
|
bitfld.long 0x0 17. "DMAEN,DMA enable." "0,1"
|
|
bitfld.long 0x0 16. "SAIEN,SAI sub-block enable." "0,1"
|
|
bitfld.long 0x0 13. "ODRIV,Output Drive." "0,1"
|
|
bitfld.long 0x0 12. "MONO,Stereo and Mono mode selection." "0,1"
|
|
bitfld.long 0x0 10.--11. "SYNCMOD,Synchronization mode." "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 9. "SAMPEDGE,Sampling clock edge." "0,1"
|
|
bitfld.long 0x0 8. "SHIFTDIR,Shift direction." "0,1"
|
|
bitfld.long 0x0 5.--7. "DATAWD,Data width." "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2.--3. "PROT,Protocol selection." "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "OPTMOD,Operating mode." "0,1,2,3"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "B0CFG1,Block 0 configuration registe"
|
|
bitfld.long 0x0 14.--15. "CPAMOD,Compander mode." "0,1,2,3"
|
|
bitfld.long 0x0 13. "CPLMOD,Complement mode." "0,1"
|
|
hexmask.long.byte 0x0 7.--12. 1. "MTFCNT,Mute frame count."
|
|
bitfld.long 0x0 6. "MTVAL,Mute value." "0,1"
|
|
bitfld.long 0x0 5. "MT,Mute." "0,1"
|
|
bitfld.long 0x0 4. "SDOM,Serial data output management." "0,1"
|
|
bitfld.long 0x0 3. "FLUSH,FIFO flush." "0,1"
|
|
bitfld.long 0x0 0.--2. "FFTH,FIFO threshold." "0,1,2,3,4,5,6,7"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "B1CFG1,Block 1 configuration registe"
|
|
bitfld.long 0x0 14.--15. "CPAMOD,Compander mode." "0,1,2,3"
|
|
bitfld.long 0x0 13. "CPLMOD,Complement mode." "0,1"
|
|
hexmask.long.byte 0x0 7.--12. 1. "MTFCNT,Mute frame count."
|
|
bitfld.long 0x0 6. "MTVAL,Mute value." "0,1"
|
|
bitfld.long 0x0 5. "MT,Mute." "0,1"
|
|
bitfld.long 0x0 4. "SDOM,Serial data output management." "0,1"
|
|
bitfld.long 0x0 3. "FLUSH,FIFO flush." "0,1"
|
|
bitfld.long 0x0 0.--2. "FFTH,FIFO threshold." "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "B0FCFG,Block 0 frame configuration regist"
|
|
bitfld.long 0x0 18. "FSOST,Frame synchronization offset." "0,1"
|
|
bitfld.long 0x0 17. "FSPL,Frame synchronization active polarity." "0,1"
|
|
bitfld.long 0x0 16. "FSFUNC,Frame synchronization function." "0,1"
|
|
hexmask.long.byte 0x0 8.--14. 1. "FSAWD,Frame synchronization active width."
|
|
hexmask.long.byte 0x0 0.--7. 1. "FWD,Frame width"
|
|
group.long 0x2C++0x3
|
|
line.long 0x0 "B1FCFG,Block 1 frame configuration regist"
|
|
bitfld.long 0x0 18. "FSOST,Frame synchronization offset." "0,1"
|
|
bitfld.long 0x0 17. "FSPL,Frame synchronization active polarity." "0,1"
|
|
bitfld.long 0x0 16. "FSFUNC,Frame synchronization function." "0,1"
|
|
hexmask.long.byte 0x0 8.--14. 1. "FSAWD,Frame synchronization active width."
|
|
hexmask.long.byte 0x0 0.--7. 1. "FWD,Frame width"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "B0SCFG,Block 0 slot configuration regist"
|
|
hexmask.long.word 0x0 16.--31. 1. "SLOTAV,Slot activation vector."
|
|
hexmask.long.byte 0x0 8.--11. 1. "SLOTNUM,Slot number within frame."
|
|
bitfld.long 0x0 6.--7. "SLOTWD,Slot width." "0,1,2,3"
|
|
hexmask.long.byte 0x0 0.--4. 1. "DATAOST,Data offset."
|
|
group.long 0x30++0x3
|
|
line.long 0x0 "B1SCFG,Block 1 slot configuration regist"
|
|
hexmask.long.word 0x0 16.--31. 1. "SLOTAV,Slot activation vector."
|
|
hexmask.long.byte 0x0 8.--11. 1. "SLOTNUM,Slot number within frame."
|
|
bitfld.long 0x0 6.--7. "SLOTWD,Slot width." "0,1,2,3"
|
|
hexmask.long.byte 0x0 0.--4. 1. "DATAOST,Data offset."
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "B0INTEN,Block 0 interrupt enable regist"
|
|
bitfld.long 0x0 6. "FSPDETIE,Frame synchronization postpone detection interrupt enable." "0,1"
|
|
bitfld.long 0x0 5. "FSADETIE,Frame synchronization advanced detection interrupt enable." "0,1"
|
|
bitfld.long 0x0 4. "ACNRDYIE,Audio codec not ready interrupt enable." "0,1"
|
|
bitfld.long 0x0 3. "FFREQIE,FIFO request interrupt enable." "0,1"
|
|
bitfld.long 0x0 2. "ERRCKIE,Error clock interrupt enable. It is set and cleared by software." "0,1"
|
|
bitfld.long 0x0 1. "MTDETIE,Mute detection interrupt enable." "0,1"
|
|
bitfld.long 0x0 0. "OUERRIE,FIFO overrun or underrun interrupt enable." "0,1"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "B1INTEN,Block 1 interrupt enable regist"
|
|
bitfld.long 0x0 6. "FSPDETIE,Frame synchronization postpone detection interrupt enable." "0,1"
|
|
bitfld.long 0x0 5. "FSADETIE,Frame synchronization advanced detection interrupt enable." "0,1"
|
|
bitfld.long 0x0 4. "ACNRDYIE,Audio codec not ready interrupt enable." "0,1"
|
|
bitfld.long 0x0 3. "FFREQIE,FIFO request interrupt enable." "0,1"
|
|
bitfld.long 0x0 2. "ERRCKIE,Error clock interrupt enable. It is set and cleared by software." "0,1"
|
|
bitfld.long 0x0 1. "MTDETIE,Mute detection interrupt enable." "0,1"
|
|
bitfld.long 0x0 0. "OUERRIE,FIFO overrun or underrun interrupt enable." "0,1"
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "B0STAT,Block 0 status regist"
|
|
bitfld.long 0x0 16.--18. "FFSTAT,FIFO status." "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 6. "FSPDET,Frame synchronization postponed detection." "0,1"
|
|
bitfld.long 0x0 5. "FSADET,Frame synchronization advanced detection." "0,1"
|
|
bitfld.long 0x0 4. "ACNRDY,Audio codec not ready." "0,1"
|
|
bitfld.long 0x0 3. "FFREQ,FIFO request" "0,1"
|
|
bitfld.long 0x0 2. "ERRCK,Error clock." "0,1"
|
|
bitfld.long 0x0 1. "MTDET,Mute detection." "0,1"
|
|
bitfld.long 0x0 0. "OUERR,Overrun or underrun." "0,1"
|
|
rgroup.long 0x38++0x3
|
|
line.long 0x0 "B1STAT,Block 1 status regist"
|
|
bitfld.long 0x0 16.--18. "FFSTAT,FIFO status." "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 6. "FSPDET,Frame synchronization postponed detection." "0,1"
|
|
bitfld.long 0x0 5. "FSADET,Frame synchronization advanced detection." "0,1"
|
|
bitfld.long 0x0 4. "ACNRDY,Audio codec not ready." "0,1"
|
|
bitfld.long 0x0 3. "FFREQ,FIFO request" "0,1"
|
|
bitfld.long 0x0 2. "ERRCK,Error clock." "0,1"
|
|
bitfld.long 0x0 1. "MTDET,Mute detection." "0,1"
|
|
bitfld.long 0x0 0. "OUERR,Overrun or underrun." "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "B0INTC,Block 0 interrupt flag clear regist"
|
|
bitfld.long 0x0 6. "FSPDETC,Frame synchronization postponed detection interrupt clear." "0,1"
|
|
bitfld.long 0x0 5. "FSADETC,Frame synchronization advanced detection interrupt clear." "0,1"
|
|
bitfld.long 0x0 4. "ACNRDYC,Audio codec not ready interrupt clear." "0,1"
|
|
bitfld.long 0x0 2. "ERRCKC,Clock error interrupt clear." "0,1"
|
|
bitfld.long 0x0 1. "MTDETC,Mute detection interrupt clear." "0,1"
|
|
bitfld.long 0x0 0. "OUERRC,Overrun or underrun interrupt clear." "0,1"
|
|
group.long 0x3C++0x3
|
|
line.long 0x0 "B1INTC,Block 1 interrupt flag clear regist"
|
|
bitfld.long 0x0 6. "FSPDETC,Frame synchronization postponed detection interrupt clear." "0,1"
|
|
bitfld.long 0x0 5. "FSADETC,Frame synchronization advanced detection interrupt clear." "0,1"
|
|
bitfld.long 0x0 4. "ACNRDYC,Audio codec not ready interrupt clear." "0,1"
|
|
bitfld.long 0x0 2. "ERRCKC,Clock error interrupt clear." "0,1"
|
|
bitfld.long 0x0 1. "MTDETC,Mute detection interrupt clear." "0,1"
|
|
bitfld.long 0x0 0. "OUERRC,Overrun or underrun interrupt clear." "0,1"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "B0DATA,Block 0 data regist"
|
|
hexmask.long 0x0 0.--31. 1. "DATA,Data."
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "B1DATA,Block 1 data regist"
|
|
hexmask.long 0x0 0.--31. 1. "DATA,Data."
|
|
tree.end
|
|
tree "SDIO (Secure Digital Input/Output Interface)"
|
|
base ad:0x40012C00
|
|
group.long 0x0++0xF
|
|
line.long 0x0 "PWRCTL,Power control register"
|
|
bitfld.long 0x0 0.--1. "PWRCTL,SDIO power control bits." "0,1,2,3"
|
|
line.long 0x4 "CLKCTL,Clock control register"
|
|
bitfld.long 0x4 31. "DIV_8,MSB of Clock division" "0,1"
|
|
bitfld.long 0x4 14. "HWCLKEN,Hardware Clock Control enable bit" "0,1"
|
|
bitfld.long 0x4 13. "CLKEDGE,SDIO_CLK clock edge selection bit" "0,1"
|
|
bitfld.long 0x4 11.--12. "BUSMODE,SDIO card bus mode control bit" "0,1,2,3"
|
|
bitfld.long 0x4 10. "CLKBYP,Clock bypass enable bit" "0,1"
|
|
bitfld.long 0x4 9. "CLKPWRSAV,SDIO_CLK clock dynamic switch on/off for power saving." "0,1"
|
|
bitfld.long 0x4 8. "CLKEN,SDIO_CLK clock output enable bit" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV_0_7,Clock division"
|
|
line.long 0x8 "CMDAGMT,Command argument register"
|
|
hexmask.long 0x8 0.--31. 1. "CMDAGMT,SDIO card command argument"
|
|
line.long 0xC "CMDCTL,Command control register"
|
|
bitfld.long 0xC 14. "ATAEN,CE-ATA command enable(CE-ATA only)" "0,1"
|
|
bitfld.long 0xC 13. "NINTEN,No CE-ATA Interrupt (CE-ATA only)" "0,1"
|
|
bitfld.long 0xC 12. "ENCMDC,CMD completion signal enabled (CE-ATA only)" "0,1"
|
|
bitfld.long 0xC 11. "SUSPEND,SD I/O suspend command(SD I/O only)" "0,1"
|
|
bitfld.long 0xC 10. "CSMEN,Command state machine (CSM) enable bit" "0,1"
|
|
bitfld.long 0xC 9. "WAITDEND,Waits for ends of data transfer." "0,1"
|
|
bitfld.long 0xC 8. "INTWAIT,Interrupt wait instead of timeout" "0,1"
|
|
bitfld.long 0xC 6.--7. "CMDRESP,Command response type bits" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0xC 0.--5. 1. "CMDIDX,Command index"
|
|
rgroup.long 0x10++0x13
|
|
line.long 0x0 "RSPCMDIDX,Command index response register"
|
|
hexmask.long.byte 0x0 0.--5. 1. "RSPCMDIDX,Last response command index"
|
|
line.long 0x4 "RESP0,Response regist 0"
|
|
hexmask.long 0x4 0.--31. 1. "RESP,Card state."
|
|
line.long 0x8 "RESP1,Response regist 1"
|
|
hexmask.long 0x8 0.--31. 1. "RESP,Card state."
|
|
line.long 0xC "RESP2,Response regist 2"
|
|
hexmask.long 0xC 0.--31. 1. "RESP,Card state."
|
|
line.long 0x10 "RESP3,Response regist 3"
|
|
hexmask.long 0x10 0.--31. 1. "RESP,Card state."
|
|
group.long 0x24++0xB
|
|
line.long 0x0 "DATATO,Data timeout register"
|
|
hexmask.long 0x0 0.--31. 1. "DATATO,Data timeout period"
|
|
line.long 0x4 "DATALEN,Data length register"
|
|
hexmask.long 0x4 0.--24. 1. "DATALEN,Data transfer length"
|
|
line.long 0x8 "DATACTL,Data control register"
|
|
bitfld.long 0x8 11. "IOEN,SD I/O specific function enable(SD I/O only)" "0,1"
|
|
bitfld.long 0x8 10. "RWTYPE,Read wait type(SD I/O only)" "0,1"
|
|
bitfld.long 0x8 9. "RWSTOP,Read wait stop(SD I/O only)" "0,1"
|
|
bitfld.long 0x8 8. "RWEN,Read wait mode enabled(SD I/O only)" "0,1"
|
|
hexmask.long.byte 0x8 4.--7. 1. "BLKSZ,Data block size"
|
|
bitfld.long 0x8 3. "DMAEN,DMA enable bit" "0,1"
|
|
bitfld.long 0x8 2. "TRANSMOD,Data transfer mode" "0,1"
|
|
bitfld.long 0x8 1. "DATADIR,Data transfer direction" "0,1"
|
|
newline
|
|
bitfld.long 0x8 0. "DATAEN,Data transfer enable bit" "0,1"
|
|
rgroup.long 0x30++0x7
|
|
line.long 0x0 "DATACNT,Data counter register"
|
|
hexmask.long 0x0 0.--24. 1. "DATACNT,Data count value"
|
|
line.long 0x4 "STAT,Status register"
|
|
bitfld.long 0x4 23. "ATAEND,CE-ATA command completion signal received (only for CMD61)" "0,1"
|
|
bitfld.long 0x4 22. "SDIOINT,SD I/O interrupt received" "0,1"
|
|
bitfld.long 0x4 21. "RXDTVAL,Data is valid in receive FIFO" "0,1"
|
|
bitfld.long 0x4 20. "TXDTVAL,Data is valid in transmit FIFO" "0,1"
|
|
bitfld.long 0x4 19. "RFE,Receive FIFO is empty" "0,1"
|
|
bitfld.long 0x4 18. "TFE,Transmit FIFO is empty" "0,1"
|
|
bitfld.long 0x4 17. "RFF,Receive FIFO is full" "0,1"
|
|
bitfld.long 0x4 16. "TFF,Transmit FIFO is full" "0,1"
|
|
newline
|
|
bitfld.long 0x4 15. "RFH,Receive FIFO is half full: at least 8 words can be read in the FIFO" "0,1"
|
|
bitfld.long 0x4 14. "TFH,Transmit FIFO is half empty: at least 8 words can be written into the FIFO" "0,1"
|
|
bitfld.long 0x4 13. "RXRUN,Data reception in progress" "0,1"
|
|
bitfld.long 0x4 12. "TXRUN,Data transmission in progress" "0,1"
|
|
bitfld.long 0x4 11. "CMDRUN,Command transmission in progress" "0,1"
|
|
bitfld.long 0x4 10. "DTBLKEND,Data block sent/received (CRC check passed)" "0,1"
|
|
bitfld.long 0x4 9. "STBITE,Start bit error in the bus." "0,1"
|
|
bitfld.long 0x4 8. "DTEND,Data end (data counter SDIO_DATACNT is zero)" "0,1"
|
|
newline
|
|
bitfld.long 0x4 7. "CMDSEND,Command sent (no response required)" "0,1"
|
|
bitfld.long 0x4 6. "CMDRECV,Command response received (CRC check passed)" "0,1"
|
|
bitfld.long 0x4 5. "RXORE,Received FIFO overrun error occurs" "0,1"
|
|
bitfld.long 0x4 4. "TXURE,Transmit FIFO underrun error occurs" "0,1"
|
|
bitfld.long 0x4 3. "DTTMOUT,Data timeout" "0,1"
|
|
bitfld.long 0x4 2. "CMDTMOUT,Command response timeout" "0,1"
|
|
bitfld.long 0x4 1. "DTCRCERR,Data block sent/received (CRC check failed)" "0,1"
|
|
bitfld.long 0x4 0. "CCRCERR,Command response received (CRC check failed)" "0,1"
|
|
wgroup.long 0x38++0x3
|
|
line.long 0x0 "INTC,Interrupt clear register"
|
|
bitfld.long 0x0 23. "ATAENDC,ATAEND flag clear bit" "0,1"
|
|
bitfld.long 0x0 22. "SDIOINTC,SDIOINT flag clear bit" "0,1"
|
|
bitfld.long 0x0 10. "DTBLKENDC,DTBLKEND flag clear bit" "0,1"
|
|
bitfld.long 0x0 9. "STBITEC,STBITE flag clear bit" "0,1"
|
|
bitfld.long 0x0 8. "DTENDC,DTEND flag clear bit" "0,1"
|
|
bitfld.long 0x0 7. "CMDSENDC,CMDSEND flag clear bit" "0,1"
|
|
bitfld.long 0x0 6. "CMDRECVC,CMDRECV flag clear bit" "0,1"
|
|
bitfld.long 0x0 5. "RXOREC,RXORE flag clear bit" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "TXUREC,TXURE flag clear bit" "0,1"
|
|
bitfld.long 0x0 3. "DTTMOUTC,DTTMOUT flag clear bit" "0,1"
|
|
bitfld.long 0x0 2. "CMDTMOUTC,CMDTMOUT flag clear bit" "0,1"
|
|
bitfld.long 0x0 1. "DTCRCERRC,DTCRCERR flag clear bit" "0,1"
|
|
bitfld.long 0x0 0. "CCRCERRC,CCRCERR flag clear bit" "0,1"
|
|
group.long 0x3C++0x3
|
|
line.long 0x0 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x0 23. "ATAENDIE,CE-ATA command completion signal received interrupt enable" "0,1"
|
|
bitfld.long 0x0 22. "SDIOINTIE,SD I/O interrupt received interrupt enable" "0,1"
|
|
bitfld.long 0x0 21. "RXDTVALIE,Data valid in receive FIFO interrupt enable" "0,1"
|
|
bitfld.long 0x0 20. "TXDTVALIE,Data valid in transmit FIFO interrupt enable" "0,1"
|
|
bitfld.long 0x0 19. "RFEIE,Receive FIFO empty interrupt enable" "0,1"
|
|
bitfld.long 0x0 18. "TFEIE,Transmit FIFO empty interrupt enable" "0,1"
|
|
bitfld.long 0x0 17. "RFFIE,Receive FIFO full interrupt enable" "0,1"
|
|
bitfld.long 0x0 16. "TFFIE,Transmit FIFO full interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "RFHIE,Receive FIFO half full interrupt enable" "0,1"
|
|
bitfld.long 0x0 14. "TFHIE,Transmit FIFO half empty interrupt enable" "0,1"
|
|
bitfld.long 0x0 13. "RXRUNIE,Data reception interrupt enable" "0,1"
|
|
bitfld.long 0x0 12. "TXRUNIE,Data transmission interrupt enable" "0,1"
|
|
bitfld.long 0x0 11. "CMDRUNIE,Command transmission interrupt enable" "0,1"
|
|
bitfld.long 0x0 10. "DTBLKENDIE,Data block end interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "STBITEIE,Start bit error interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "DTENDIE,Data end interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "CMDSENDIE,Command sent interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "CMDRECVIE,Command response received interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "RXOREIE,Received FIFO overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "TXUREIE,Transmit FIFO underrun error interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "DTTMOUTIE,Data timeout interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "CMDTMOUTIE,Command response timeout interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "DTCRCERRIE,Data CRC fail interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "CCRCERRIE,Command response CRC fail interrupt enable" "0,1"
|
|
rgroup.long 0x48++0x3
|
|
line.long 0x0 "FIFOCNT,FIFO counter register"
|
|
hexmask.long.tbyte 0x0 0.--23. 1. "FIFOCNT,FIFO counter."
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "FIFO,FIFO data register"
|
|
hexmask.long 0x0 0.--31. 1. "FIFODT,Receive FIFO data or transmit FIFO data"
|
|
tree.end
|
|
tree "SPI (Serial Peripheral Interface/Inter-IC Sound)"
|
|
base ad:0x0
|
|
tree "I2S1_add"
|
|
base ad:0x40003400
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "I2S2_add"
|
|
base ad:0x40004000
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "SPI0"
|
|
base ad:0x40013000
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "SPI1"
|
|
base ad:0x40003800
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "SPI2"
|
|
base ad:0x40003C00
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "SPI3"
|
|
base ad:0x40013400
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "SPI4"
|
|
base ad:0x40015000
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
tree.end
|
|
tree "SPI5"
|
|
base ad:0x40015400
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "SPI_CTL0,Control register 0"
|
|
bitfld.long 0x0 15. "BDEN,Bidirectional enable" "0,1"
|
|
bitfld.long 0x0 14. "BDOEN,Bidirectional transmit output enable" "0,1"
|
|
bitfld.long 0x0 13. "CRCEN,CRC calculation enable" "0,1"
|
|
bitfld.long 0x0 12. "CRCNT,CRC next transfer" "0,1"
|
|
bitfld.long 0x0 11. "FF16,Data frame format" "0,1"
|
|
bitfld.long 0x0 10. "RO,Receive only" "0,1"
|
|
bitfld.long 0x0 9. "SWNSSEN,NSS software mode selection" "0,1"
|
|
bitfld.long 0x0 8. "SWNSS,NSS pin selection in NSS software mode" "0,1"
|
|
bitfld.long 0x0 7. "LF,LSB first mode" "0,1"
|
|
bitfld.long 0x0 6. "SPIEN,SPI enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "PSC,Master clock prescaler selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 2. "MSTMOD,Master mode enable" "0,1"
|
|
bitfld.long 0x0 1. "CKPL,Clock polarity selection" "0,1"
|
|
bitfld.long 0x0 0. "CKPH,Clock phase selection" "0,1"
|
|
line.long 0x4 "SPI_CTL1,Control register 1"
|
|
bitfld.long 0x4 7. "TBEIE,Transmit buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 6. "RBNEIE,Receive buffer not empty interrupt enable" "0,1"
|
|
bitfld.long 0x4 5. "ERRIE,Errors interrupt enable." "0,1"
|
|
bitfld.long 0x4 4. "TMOD,SPI TI mode enable" "0,1"
|
|
bitfld.long 0x4 2. "NSSDRV,Drive NSS output" "0,1"
|
|
bitfld.long 0x4 1. "DMATEN,Transmit buffer DMA enable" "0,1"
|
|
bitfld.long 0x4 0. "DMAREN,Receive buffer DMA enable" "0,1"
|
|
line.long 0x8 "SPI_STAT,Status register"
|
|
bitfld.long 0x8 8. "FERR,Format error" "0,1"
|
|
rbitfld.long 0x8 7. "TRANS,Transmitting on-going bit" "0,1"
|
|
rbitfld.long 0x8 6. "RXORERR,Reception overrun error bit" "0,1"
|
|
rbitfld.long 0x8 5. "CONFERR,SPI configuration error" "0,1"
|
|
bitfld.long 0x8 4. "CRCERR,SPI CRC error bit" "0,1"
|
|
rbitfld.long 0x8 3. "TXURERR,Transmission underrun error bit" "0,1"
|
|
rbitfld.long 0x8 2. "I2SCH,I2S channel side" "0,1"
|
|
rbitfld.long 0x8 1. "TBE,Transmit buffer empty" "0,1"
|
|
rbitfld.long 0x8 0. "RBNE,Receive buffer not empty" "0,1"
|
|
line.long 0xC "SPI_DATA,Data register"
|
|
hexmask.long.word 0xC 0.--15. 1. "SPI_DATA,Data transfer register"
|
|
line.long 0x10 "SPI_CRCPOLY,CRC polynomial register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CRCPOLY,CRC polynomial register"
|
|
rgroup.long 0x14++0x7
|
|
line.long 0x0 "SPI_RCRC,RX CRC register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RCRC,RX CRC register"
|
|
line.long 0x4 "SPI_TCRC,TX CRC register"
|
|
hexmask.long.word 0x4 0.--15. 1. "TCRC,TX CRC register"
|
|
group.long 0x1C++0x7
|
|
line.long 0x0 "SPI_I2SCTL,I2S control register"
|
|
bitfld.long 0x0 11. "I2SSEL,I2S mode selection" "0,1"
|
|
bitfld.long 0x0 10. "I2SEN,I2S enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "I2SOPMOD,I2S operation mode" "0,1,2,3"
|
|
bitfld.long 0x0 7. "PCMSMOD,PCM frame synchronization mode" "0,1"
|
|
bitfld.long 0x0 4.--5. "I2SSTD,I2S standard selection" "0,1,2,3"
|
|
bitfld.long 0x0 3. "CKPL,Idle state clock polarity" "0,1"
|
|
bitfld.long 0x0 1.--2. "DTLEN,Data length" "0,1,2,3"
|
|
bitfld.long 0x0 0. "CHLEN,Channel length" "0,1"
|
|
line.long 0x4 "SPI_I2SPSC,I2S clock prescaler register"
|
|
bitfld.long 0x4 9. "MCKOEN,I2S_MCK output enable" "0,1"
|
|
bitfld.long 0x4 8. "OF,Odd factor for the prescaler" "0,1"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DIV,Dividing factor for the prescaler"
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "SPI_QCTL,Quad-SPI mode control register"
|
|
bitfld.long 0x0 2. "IO23_DRV,Drive IO2 and IO3 enable" "0,1"
|
|
bitfld.long 0x0 1. "QRD,Quad-SPI mode read select." "0,1"
|
|
bitfld.long 0x0 0. "QMOD,Quad-SPI mode enable." "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "SYSCFG (System Configuration Registers)"
|
|
base ad:0x40013800
|
|
group.long 0x0++0x17
|
|
line.long 0x0 "CFG0,Configuration register 0"
|
|
bitfld.long 0x0 10.--11. "EXMC_SWP,EXMC memory mapping swap" "0,1,2,3"
|
|
bitfld.long 0x0 8. "FMC_SWP,FMC memory mapping swap" "0,1"
|
|
bitfld.long 0x0 0.--2. "BOOT_MODE,These bits select the device accessible at address 0x0000 0000. After reset they take the initial value from the BOOT0 and BOOT1 pins according to the table." "0,1,2,3,4,5,6,7"
|
|
line.long 0x4 "CFG1,Configuration register 1"
|
|
bitfld.long 0x4 23. "ENET_PHY_SEL,Ethernet PHY selection" "0,1"
|
|
bitfld.long 0x4 2. "I2C5FMP,Enable Fast mode+ on I2C5" "0,1"
|
|
bitfld.long 0x4 1. "I2C4FMP,Enable Fast mode+ on I2C4" "0,1"
|
|
bitfld.long 0x4 0. "I2C3FMP,Enable Fast mode+ on I2C3" "0,1"
|
|
line.long 0x8 "EXTISS0,EXTI sources selection register 0"
|
|
hexmask.long.byte 0x8 12.--15. 1. "EXTI3_SS,EXTI 3 sources selection"
|
|
hexmask.long.byte 0x8 8.--11. 1. "EXTI2_SS,EXTI 2 sources selection"
|
|
hexmask.long.byte 0x8 4.--7. 1. "EXTI1_SS,EXTI 1 sources selection"
|
|
hexmask.long.byte 0x8 0.--3. 1. "EXTI0_SS,EXTI 0 sources selection"
|
|
line.long 0xC "EXTISS1,EXTI sources selection register 1"
|
|
hexmask.long.byte 0xC 12.--15. 1. "EXTI7_SS,EXTI 7 sources selection"
|
|
hexmask.long.byte 0xC 8.--11. 1. "EXTI6_SS,EXTI 6 sources selection"
|
|
hexmask.long.byte 0xC 4.--7. 1. "EXTI5_SS,EXTI 5 sources selection"
|
|
hexmask.long.byte 0xC 0.--3. 1. "EXTI4_SS,EXTI 4 sources selection"
|
|
line.long 0x10 "EXTISS2,EXTI sources selection register 2"
|
|
hexmask.long.byte 0x10 12.--15. 1. "EXTI11_SS,EXTI 11 sources selection"
|
|
hexmask.long.byte 0x10 8.--11. 1. "EXTI10_SS,EXTI 10 sources selection"
|
|
hexmask.long.byte 0x10 4.--7. 1. "EXTI9_SS,EXTI 9 sources selection"
|
|
hexmask.long.byte 0x10 0.--3. 1. "EXTI8_SS,EXTI 8 sources selection"
|
|
line.long 0x14 "EXTISS3,EXTI sources selection register 3"
|
|
hexmask.long.byte 0x14 12.--15. 1. "EXTI15_SS,EXTI 15 sources selection"
|
|
hexmask.long.byte 0x14 8.--11. 1. "EXTI14_SS,EXTI 14 sources selection"
|
|
hexmask.long.byte 0x14 4.--7. 1. "EXTI13_SS,EXTI 13 sources selection"
|
|
hexmask.long.byte 0x14 0.--3. 1. "EXTI12_SS,EXTI 12 sources selection"
|
|
group.long 0x20++0x1F
|
|
line.long 0x0 "CPSCTL,Compensation cell control register"
|
|
rbitfld.long 0x0 8. "CPS_RDY,Compensation cell ready flag" "0,1"
|
|
bitfld.long 0x0 0. "CPS_PD,Compensation cell power-down" "0,1"
|
|
line.long 0x4 "STAT,System status register 0"
|
|
bitfld.long 0x4 14. "CKMNMIIF,HXTAL clock moniotor NMI interrupt flag" "0,1"
|
|
bitfld.long 0x4 13. "ECCSEIF6,Flash single bit correction event flag" "0,1"
|
|
bitfld.long 0x4 12. "ECCMEIF6,Flash two bits non-correction event flag" "0,1"
|
|
bitfld.long 0x4 11. "ECCSEIF5,BKPSRAM single bit correction event flag" "0,1"
|
|
bitfld.long 0x4 10. "ECCMEIF5,Indicates the two bit error" "0,1"
|
|
bitfld.long 0x4 9. "ECCSEIF4,TCMSRAM single bit correction event flag" "0,1"
|
|
bitfld.long 0x4 8. "ECCMEIF4,TCMSRAM two bits non-correction event flag" "0,1"
|
|
newline
|
|
bitfld.long 0x4 7. "ECCSEIF3,ADDSRAM single bit correction event flag" "0,1"
|
|
bitfld.long 0x4 6. "ECCMEIF3,ADDSRAM two bits non-correction event flag" "0,1"
|
|
bitfld.long 0x4 5. "ECCSEIF2,SRAM2 single bit correction event flag" "0,1"
|
|
bitfld.long 0x4 4. "ECCMEIF2,SRAM2 two bits non-correction event flag" "0,1"
|
|
bitfld.long 0x4 3. "ECCSEIF1,SRAM1 single bit correction event flag" "0,1"
|
|
bitfld.long 0x4 2. "ECCMEIF1,SRAM1 two bits non-correction event flag" "0,1"
|
|
bitfld.long 0x4 1. "ECCSEIF0,SRAM0 single bit correction event flag" "0,1"
|
|
newline
|
|
bitfld.long 0x4 0. "ECCMEIF0,SRAM0 two bits non-correction event flag" "0,1"
|
|
line.long 0x8 "SRAM0ECC,SRAM0 ECC status register"
|
|
hexmask.long.word 0x8 16.--31. 1. "ECCEADDR0,Indicates the last address of ECC event on SRAM0 occurred."
|
|
hexmask.long.byte 0x8 10.--15. 1. "ECCSERRBITS0,Indicates the error bit"
|
|
bitfld.long 0x8 2. "CKMNMIIE,HXTAL clock moniotor NMI interrupt enable" "0,1"
|
|
bitfld.long 0x8 1. "ECCSEIE0,SRAM0 single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0x8 0. "ECCMEIE0,SRAM0 two bits non-correction interrupt enable" "0,1"
|
|
line.long 0xC "SRAM1ECC,SRAM1 ECC status register"
|
|
hexmask.long.word 0xC 18.--31. 1. "ECCEADDR1,Indicates the last address of ECC event on SRAM1 occurred."
|
|
hexmask.long.byte 0xC 12.--17. 1. "ECCSERRBITS1,Indicates the error bit"
|
|
bitfld.long 0xC 1. "ECCSEIE1,SRAM1 single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "ECCMEIE1,SRAM1 two bits non-correction interrupt enable" "0,1"
|
|
line.long 0x10 "SRAM2ECC,SRAM2 ECC status register"
|
|
hexmask.long.word 0x10 16.--31. 1. "ECCEADDR2,Indicates the address of ECC event on SRAM2 occurred."
|
|
hexmask.long.byte 0x10 10.--15. 1. "ECCSERRBITS2,Indicates the error bit"
|
|
bitfld.long 0x10 1. "ECCSEIE2,SRAM2 single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0x10 0. "ECCMEIE2,SRAM2 two bits non-correction interrupt enable" "0,1"
|
|
line.long 0x14 "ADDSRAMECC,ADDSRAM ECC status register"
|
|
hexmask.long.tbyte 0x14 14.--31. 1. "ECCEADDR3,Indicates the last address of ECC event on ADDSRAM occurred."
|
|
hexmask.long.byte 0x14 8.--13. 1. "ECCSERRBITS3,Indicates the error bit"
|
|
bitfld.long 0x14 1. "ECCSEIE3,ADDSRAM single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0x14 0. "ECCMEIE3,ADDSRAM two bits non-correction interrupt enable" "0,1"
|
|
line.long 0x18 "TCMSRAMECC,TCMSRAM ECC register"
|
|
hexmask.long.word 0x18 18.--31. 1. "ECCEADDR4,Indicates the last address of ECC event on TCMSRAM occurred."
|
|
hexmask.long.byte 0x18 12.--17. 1. "ECCSERRBITS4,Indicates the error bit"
|
|
bitfld.long 0x18 1. "ECCSEIE4,TCMSRAM single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0x18 0. "ECCMEIE4,TCMSRAM two bits non-correction interrupt enable" "0,1"
|
|
line.long 0x1C "BKPSRAMECC,BKPSRAM ECC register"
|
|
hexmask.long.word 0x1C 22.--31. 1. "ECCEADDR5,Indicates the last address of ECC event on BKPSRAM occurred."
|
|
hexmask.long.byte 0x1C 16.--21. 1. "ECCSERRBITS5,Indicates the error bit"
|
|
bitfld.long 0x1C 1. "ECCSEIE5,BKPSRAM single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0x1C 0. "ECCMEIE5,BKPSRAM two bits non-correction interrupt enable" "0,1"
|
|
rgroup.long 0x40++0x3
|
|
line.long 0x0 "FLASHECC_ADDR,FLASH ECC address register"
|
|
hexmask.long 0x0 0.--31. 1. "ECCEADDR6,Indicates the last address of ECC event on FLASH occurred."
|
|
group.long 0x44++0x3
|
|
line.long 0x0 "FLASHECC,FLASH ECC register"
|
|
hexmask.long.byte 0x0 2.--7. 1. "ECCSERRBITS6,Indicates the error bit"
|
|
bitfld.long 0x0 1. "ECCSEIE6,FLASH single bit correction interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "ECCMEIE6,FLASH two bits non-correction interrupt enable" "0,1"
|
|
rgroup.long 0x300++0x3
|
|
line.long 0x0 "USER_CFG,User configuration register"
|
|
hexmask.long.byte 0x0 24.--31. 1. "ANA_VERSION,Analog version information"
|
|
group.long 0x200++0x3
|
|
line.long 0x0 "DEBUG_CTL,DEBUG control register"
|
|
hexmask.long.byte 0x0 24.--30. 1. "DBG_MOD_SEL,Debug module selection"
|
|
hexmask.long.byte 0x0 16.--19. 1. "DBG_SUB_SEL,Debug subset selection"
|
|
bitfld.long 0x0 0. "DBG_EN,Debug enable" "0,1"
|
|
tree.end
|
|
tree "TIMER (Timer)"
|
|
base ad:0x0
|
|
tree "TIMER0 (Advanced timer)"
|
|
base ad:0x40010000
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 5.--6. "CAM,Counter aligns mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DIR,Direction" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode." "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 15. "ISO3N,Idle state of channel 3 complementary output" "0,1"
|
|
bitfld.long 0x4 14. "ISO3,Idle state of channel 3 output" "0,1"
|
|
bitfld.long 0x4 13. "ISO2N,Idle state of channel 2 complementary output" "0,1"
|
|
bitfld.long 0x4 12. "ISO2,Idle state of channel 2 output" "0,1"
|
|
bitfld.long 0x4 11. "ISO1N,Idle state of channel 1 complementary output" "0,1"
|
|
bitfld.long 0x4 10. "ISO1,Idle state of channel 1 output" "0,1"
|
|
bitfld.long 0x4 9. "ISO0N,Idle state of channel 0 complementary output" "0,1"
|
|
newline
|
|
bitfld.long 0x4 8. "ISO0,Idle state of channel 0 output" "0,1"
|
|
bitfld.long 0x4 7. "TI0S,Channel 0 trigger input selection" "0,1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "DMAS,DMA request source selection" "0,1"
|
|
bitfld.long 0x4 2. "CCUC,Commutation control shadow register update control" "0,1"
|
|
bitfld.long 0x4 0. "CCSE,Commutation control shadow enable" "0,1"
|
|
line.long 0x8 "SMCFG,Slave mode configuration register"
|
|
bitfld.long 0x8 15. "ETP,External trigger polarity" "0,1"
|
|
bitfld.long 0x8 14. "SMC1,Part of SMC for enable External clock mode1." "0,1"
|
|
bitfld.long 0x8 12.--13. "ETPSC,The prescaler of external trigger" "0,1,2,3"
|
|
hexmask.long.byte 0x8 8.--11. 1. "ETFC,External trigger filter control"
|
|
bitfld.long 0x8 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x8 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "DMAINTEN,DMA and interrupt enable register"
|
|
bitfld.long 0xC 31. "CH3COMADDIE,Channel 3 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 30. "CH2COMADDIE,Channel 2 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 29. "CH1COMADDIE,Channel 1 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 28. "CH0COMADDIE,Channel 0 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 14. "TRGDEN,Trigger DMA request enable" "0,1"
|
|
bitfld.long 0xC 13. "CMTDEN,Commutation DMA request enable" "0,1"
|
|
bitfld.long 0xC 12. "CH3DEN,Channel 3 capture/compare DMA request enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 11. "CH2DEN,Channel 2 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 10. "CH1DEN,Channel 1 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 9. "CH0DEN,Channel 0 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0xC 7. "BRKIE,Break interrupt enable" "0,1"
|
|
bitfld.long 0xC 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0xC 5. "CMTIE,commutation interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 4. "CH3IE,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 3. "CH2IE,Channel 2 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x10 "INTF,Interrupt flag register"
|
|
bitfld.long 0x10 31. "CH3COMADDIF,Channel 3 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 30. "CH2COMADDIF,Channel 2 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 29. "CH1COMADDIF,Channel 1 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 28. "CH0COMADDIF,Channel 0 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 12. "CH3OF,Channel 3 over capture flag" "0,1"
|
|
bitfld.long 0x10 11. "CH2OF,Channel 2 over capture flag" "0,1"
|
|
bitfld.long 0x10 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x10 7. "BRKIF,Break interrupt flag" "0,1"
|
|
bitfld.long 0x10 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x10 5. "CMTIF,Channel commutation interrupt flag" "0,1"
|
|
bitfld.long 0x10 4. "CH3IF,Channel 3 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 3. "CH2IF,Channel 2 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 31. "CH3COMADDG,Channel 3 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 30. "CH2COMADDG,Channel 2 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 29. "CH1COMADDG,Channel 1 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 28. "CH0COMADDG,Channel 0 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 7. "BRKG,Break event generation" "0,1"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 5. "CMTG,Channel commutation event generation" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update event generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output mode)"
|
|
bitfld.long 0x0 29. "CH1COMADDSEN,Channel 1 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 28. "CH0COMADDSEN,Channel 0 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 15. "CH1COMCEN,Channel 1 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 12.--14. "CH1COMCTL,Channel 1 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 11. "CH1COMSEN,Channel 1 output compare shadow enable" "0,1"
|
|
bitfld.long 0x0 10. "CH1COMFEN,Channel 1 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 7. "CH0COMCEN,Channel 0 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x7
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 (input mode)"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH1CAPFLT,Channel 1 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH1CAPPSC,Channel 1 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL1_Output,Channel control register 1 (output"
|
|
bitfld.long 0x4 29. "CH3COMADDSEN,Channel 3 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 28. "CH2COMADDSEN,Channel 2 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 15. "CH3COMCEN,Channel 3 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 12.--14. "CH3COMCTL,Channel 3 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 11. "CH3COMSEN,Channel 3 output compare shadow enable" "0,1"
|
|
bitfld.long 0x4 10. "CH3COMFEN,Channel 3 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x4 7. "CH2COMCEN,Channel 2 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 4.--6. "CH2COMCTL,Channel 2 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "CH2COMSEN,Channel 2 compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 2. "CH2COMFEN,Channel 2 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 0.--1. "CH2MS,Channel 2 I/O mode selection" "0,1,2,3"
|
|
group.long 0x1C++0x33
|
|
line.long 0x0 "CHCTL1_Input,Channel control register 1 (input mode)"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH3CAPFLT,Channel 3 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH3CAPPSC,Channel 3 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH2CAPFLT,Channel 2 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH2CAPPSC,Channel 2 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH2MS,Channel 2 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x4 15. "CH3NP,Channel 3 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 14. "CH3NEN,Channel 3 complementary output enable" "0,1"
|
|
bitfld.long 0x4 13. "CH3P,Channel 3 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 12. "CH3EN,Channel 3 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 11. "CH2NP,Channel 2 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 10. "CH2NEN,Channel 2 complementary output enable" "0,1"
|
|
bitfld.long 0x4 9. "CH2P,Channel 2 capture/compare function polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x4 8. "CH2EN,Channel 2 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 6. "CH1NEN,Channel 1 complementary output enable" "0,1"
|
|
bitfld.long 0x4 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 2. "CH0NEN,Channel 0 complementary output enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x8 "CNT,Counter register"
|
|
hexmask.long.word 0x8 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0xC "PSC,Prescaler register"
|
|
hexmask.long.word 0xC 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x10 "CAR,Counter auto reload register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CARL,Counter auto reload value"
|
|
line.long 0x14 "CREP,Counter repetition register"
|
|
hexmask.long.byte 0x14 0.--7. 1. "CREP,Counter repetition value"
|
|
line.long 0x18 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x18 0.--15. 1. "CH0VAL,Capture or compare value of channel0"
|
|
line.long 0x1C "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long.word 0x1C 0.--15. 1. "CH1VAL,Capture or compare value of channel1"
|
|
line.long 0x20 "CH2CV,Channel 2 capture/compare value register"
|
|
hexmask.long.word 0x20 0.--15. 1. "CH2VAL,Capture or compare value of channel 2"
|
|
line.long 0x24 "CH3CV,Channel 3 capture/compare value register"
|
|
hexmask.long.word 0x24 0.--15. 1. "CH3VAL,Capture or compare value of channel 3"
|
|
line.long 0x28 "CCHP,Complementary channel protection register"
|
|
bitfld.long 0x28 15. "POEN,Primary output enable" "0,1"
|
|
bitfld.long 0x28 14. "OAEN,Output automatic enable" "0,1"
|
|
bitfld.long 0x28 13. "BRKP,Break input polarity" "0,1"
|
|
bitfld.long 0x28 12. "BRKEN,Break input enable" "0,1"
|
|
bitfld.long 0x28 11. "ROS,Run mode off-state enable" "0,1"
|
|
bitfld.long 0x28 10. "IOS,Idle mode off-state enable" "0,1"
|
|
bitfld.long 0x28 8.--9. "PROT,Complementary register protect control" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x28 0.--7. 1. "DTCFG,Dead time configure"
|
|
line.long 0x2C "DMACFG,DMA configuration register"
|
|
hexmask.long.byte 0x2C 8.--12. 1. "DMATC,DMA transfer count"
|
|
hexmask.long.byte 0x2C 0.--4. 1. "DMATA,DMA transfer access start address"
|
|
line.long 0x30 "DMATB,DMA transfer buffer register"
|
|
hexmask.long.word 0x30 0.--15. 1. "DMATB,DMA transfer buffer"
|
|
group.long 0x64++0x13
|
|
line.long 0x0 "CH0COMV_ADD,Channel 0 additional compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0COMVAL_ADD,Additional compare value of channel 0"
|
|
line.long 0x4 "CH1COMV_ADD,Channel 1 additional compare value register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CH1COMVAL_ADD,Additional compare value of channel 1"
|
|
line.long 0x8 "CH2COMV_ADD,Channel 2 additional compare value register"
|
|
hexmask.long.word 0x8 0.--15. 1. "CH2COMVAL_ADD,Additional compare value of channel 2"
|
|
line.long 0xC "CH3COMV_ADD,Channel 3 additional compare value register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CH3COMVAL_ADD,Additional compare value of channel 3"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 31. "CH3CPWMEN,Channel 3 composite PWM mode enable" "0,1"
|
|
bitfld.long 0x10 30. "CH2CPWMEN,Channel 2 composite PWM mode enable" "0,1"
|
|
bitfld.long 0x10 29. "CH1CPWMEN,Channel 1 composite PWM mode enable" "0,1"
|
|
bitfld.long 0x10 28. "CH0CPWMEN,Channel 0 composite PWM mode enable" "0,1"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
bitfld.long 0x0 0. "OUTSEL,The output value selection" "0,1"
|
|
tree.end
|
|
tree "TIMER1 (General-purpose-timers)"
|
|
base ad:0x40000000
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 5.--6. "CAM,Counter aligns mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DIR,Direction" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 7. "TI0S,Channel 0 trigger input selection" "0,1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "DMAS,DMA request source selection" "0,1"
|
|
line.long 0x8 "SMCFG,slave mode control register"
|
|
bitfld.long 0x8 15. "ETP,External trigger polarity" "0,1"
|
|
bitfld.long 0x8 14. "SMC1,Part of SMC for enable External clock mode1" "0,1"
|
|
bitfld.long 0x8 12.--13. "ETPSC,External trigger prescaler" "0,1,2,3"
|
|
hexmask.long.byte 0x8 8.--11. 1. "ETFC,External trigger filter control"
|
|
bitfld.long 0x8 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x8 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0xC 14. "TRGDEN,Trigger DMA request enable" "0,1"
|
|
bitfld.long 0xC 12. "CH3DEN,Channel 3 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 11. "CH2DEN,Channel 2 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 10. "CH1DEN,Channel 1 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 9. "CH0DEN,Channel 0 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0xC 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0xC 4. "CH3IE,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 3. "CH2IE,Channel 2 capture/compare interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x10 "INTF,interrupt flag register"
|
|
bitfld.long 0x10 12. "CH3OF,Channel 3 over capture flag" "0,1"
|
|
bitfld.long 0x10 11. "CH2OF,Channel 2 over capture flag" "0,1"
|
|
bitfld.long 0x10 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
bitfld.long 0x10 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x10 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x10 4. "CH3IF,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 3. "CH2IF,Channel 2 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 15. "CH1COMCEN,Channel 1 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 12.--14. "CH1COMCTL,Channel 1 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 11. "CH1COMSEN,Channel 1 output compare shadow enable" "0,1"
|
|
bitfld.long 0x0 10. "CH1COMFEN,Channel 1 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 7. "CH0COMCEN,Channel 0 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x7
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH1CAPFLT,Channel 1 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH1CAPPSC,Channel 1 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL1_Output,Channel control register 1 (output"
|
|
bitfld.long 0x4 15. "CH3COMCEN,Channel 3 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 12.--14. "CH3COMCTL,Channel 3 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 11. "CH3COMSEN,Channel 3 output compare shadow enable" "0,1"
|
|
bitfld.long 0x4 10. "CH3COMFEN,Channel 3 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
bitfld.long 0x4 7. "CH2COMCEN,Channel 2 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 4.--6. "CH2COMCTL,Channel 2 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "CH2COMSEN,Channel 2 compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 2. "CH2COMFEN,Channel 2 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 0.--1. "CH2MS,Channel 2 I/O mode selection" "0,1,2,3"
|
|
group.long 0x1C++0x13
|
|
line.long 0x0 "CHCTL1_Input,Channel control register 1 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH3CAPFLT,Channel 3 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH3CAPPSC,Channel 3 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH2CAPFLT,Channel 2 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH2CAPPSC,Channel 2 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH2MS,Channel 2 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x4 13. "CH3P,Channel 3 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 12. "CH3EN,Channel 3 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 11. "CH2NP,Channel 2 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 9. "CH2P,Channel 2 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 8. "CH2EN,Channel 2 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x8 "CNT,Counter register"
|
|
hexmask.long 0x8 0.--31. 1. "CNT,counter value"
|
|
line.long 0xC "PSC,Prescaler register"
|
|
hexmask.long.word 0xC 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x10 "CAR,Counter auto reload register"
|
|
hexmask.long 0x10 0.--31. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0xF
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long 0x0 0.--31. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
line.long 0x4 "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long 0x4 0.--31. 1. "CH1VAL,Capture or compare value of channel1"
|
|
line.long 0x8 "CH2CV,Channel 2 capture/compare value register"
|
|
hexmask.long 0x8 0.--31. 1. "CH2VAL,Capture or compare value of channel 2"
|
|
line.long 0xC "CH3CV,Channel 3 capture/compare value register"
|
|
hexmask.long 0xC 0.--31. 1. "CH3VAL,Capture or compare value of channel 3"
|
|
group.long 0x48++0xB
|
|
line.long 0x0 "DMACFG,DMA configuration register"
|
|
hexmask.long.byte 0x0 8.--12. 1. "DMATC,DMA transfer count"
|
|
hexmask.long.byte 0x0 0.--4. 1. "DMATA,DMA transfer access start address"
|
|
line.long 0x4 "DMATB,DMA transfer buffer register"
|
|
hexmask.long.word 0x4 0.--15. 1. "DMATB,DMA transfer buffer"
|
|
line.long 0x8 "IRMP,Input remap register"
|
|
bitfld.long 0x8 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
bitfld.long 0x8 6.--7. "CI3_RMP,Channel 3 input remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER2 (General-purpose-timers)"
|
|
base ad:0x40000400
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 5.--6. "CAM,Counter aligns mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DIR,Direction" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 7. "TI0S,Channel 0 trigger input selection" "0,1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "DMAS,DMA request source selection" "0,1"
|
|
line.long 0x8 "SMCFG,slave mode control register"
|
|
bitfld.long 0x8 15. "ETP,External trigger polarity" "0,1"
|
|
bitfld.long 0x8 14. "SMC1,Part of SMC for enable External clock mode1" "0,1"
|
|
bitfld.long 0x8 12.--13. "ETPSC,External trigger prescaler" "0,1,2,3"
|
|
hexmask.long.byte 0x8 8.--11. 1. "ETFC,External trigger filter control"
|
|
bitfld.long 0x8 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x8 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0xC 14. "TRGDEN,Trigger DMA request enable" "0,1"
|
|
bitfld.long 0xC 12. "CH3DEN,Channel 3 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 11. "CH2DEN,Channel 2 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 10. "CH1DEN,Channel 1 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 9. "CH0DEN,Channel 0 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0xC 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0xC 4. "CH3IE,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 3. "CH2IE,Channel 2 capture/compare interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x10 "INTF,interrupt flag register"
|
|
bitfld.long 0x10 12. "CH3OF,Channel 3 over capture flag" "0,1"
|
|
bitfld.long 0x10 11. "CH2OF,Channel 2 over capture flag" "0,1"
|
|
bitfld.long 0x10 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
bitfld.long 0x10 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x10 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x10 4. "CH3IF,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 3. "CH2IF,Channel 2 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 15. "CH1COMCEN,Channel 1 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 12.--14. "CH1COMCTL,Channel 1 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 11. "CH1COMSEN,Channel 1 output compare shadow enable" "0,1"
|
|
bitfld.long 0x0 10. "CH1COMFEN,Channel 1 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 7. "CH0COMCEN,Channel 0 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x7
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH1CAPFLT,Channel 1 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH1CAPPSC,Channel 1 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL1_Output,Channel control register 1 (output"
|
|
bitfld.long 0x4 15. "CH3COMCEN,Channel 3 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 12.--14. "CH3COMCTL,Channel 3 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 11. "CH3COMSEN,Channel 3 output compare shadow enable" "0,1"
|
|
bitfld.long 0x4 10. "CH3COMFEN,Channel 3 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
bitfld.long 0x4 7. "CH2COMCEN,Channel 2 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 4.--6. "CH2COMCTL,Channel 2 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "CH2COMSEN,Channel 2 compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 2. "CH2COMFEN,Channel 2 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 0.--1. "CH2MS,Channel 2 I/O mode selection" "0,1,2,3"
|
|
group.long 0x1C++0x13
|
|
line.long 0x0 "CHCTL1_Input,Channel control register 1 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH3CAPFLT,Channel 3 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH3CAPPSC,Channel 3 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH2CAPFLT,Channel 2 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH2CAPPSC,Channel 2 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH2MS,Channel 2 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x4 13. "CH3P,Channel 3 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 12. "CH3EN,Channel 3 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 11. "CH2NP,Channel 2 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 9. "CH2P,Channel 2 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 8. "CH2EN,Channel 2 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x8 "CNT,Counter register"
|
|
hexmask.long 0x8 0.--31. 1. "CNT,counter value"
|
|
line.long 0xC "PSC,Prescaler register"
|
|
hexmask.long.word 0xC 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x10 "CAR,Counter auto reload register"
|
|
hexmask.long 0x10 0.--31. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0xF
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long 0x0 0.--31. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
line.long 0x4 "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long 0x4 0.--31. 1. "CH1VAL,Capture or compare value of channel1"
|
|
line.long 0x8 "CH2CV,Channel 2 capture/compare value register"
|
|
hexmask.long 0x8 0.--31. 1. "CH2VAL,Capture or compare value of channel 2"
|
|
line.long 0xC "CH3CV,Channel 3 capture/compare value register"
|
|
hexmask.long 0xC 0.--31. 1. "CH3VAL,Capture or compare value of channel 3"
|
|
group.long 0x48++0xB
|
|
line.long 0x0 "DMACFG,DMA configuration register"
|
|
hexmask.long.byte 0x0 8.--12. 1. "DMATC,DMA transfer count"
|
|
hexmask.long.byte 0x0 0.--4. 1. "DMATA,DMA transfer access start address"
|
|
line.long 0x4 "DMATB,DMA transfer buffer register"
|
|
hexmask.long.word 0x4 0.--15. 1. "DMATB,DMA transfer buffer"
|
|
line.long 0x8 "IRMP,Input remap register"
|
|
bitfld.long 0x8 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
bitfld.long 0x8 6.--7. "CI3_RMP,Channel 3 input remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER3 (General-purpose-timers)"
|
|
base ad:0x40000800
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 5.--6. "CAM,Counter aligns mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DIR,Direction" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 7. "TI0S,Channel 0 trigger input selection" "0,1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "DMAS,DMA request source selection" "0,1"
|
|
line.long 0x8 "SMCFG,slave mode control register"
|
|
bitfld.long 0x8 15. "ETP,External trigger polarity" "0,1"
|
|
bitfld.long 0x8 14. "SMC1,Part of SMC for enable External clock mode1" "0,1"
|
|
bitfld.long 0x8 12.--13. "ETPSC,External trigger prescaler" "0,1,2,3"
|
|
hexmask.long.byte 0x8 8.--11. 1. "ETFC,External trigger filter control"
|
|
bitfld.long 0x8 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x8 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0xC 14. "TRGDEN,Trigger DMA request enable" "0,1"
|
|
bitfld.long 0xC 12. "CH3DEN,Channel 3 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 11. "CH2DEN,Channel 2 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 10. "CH1DEN,Channel 1 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 9. "CH0DEN,Channel 0 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0xC 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0xC 4. "CH3IE,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 3. "CH2IE,Channel 2 capture/compare interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x10 "INTF,interrupt flag register"
|
|
bitfld.long 0x10 12. "CH3OF,Channel 3 over capture flag" "0,1"
|
|
bitfld.long 0x10 11. "CH2OF,Channel 2 over capture flag" "0,1"
|
|
bitfld.long 0x10 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
bitfld.long 0x10 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x10 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x10 4. "CH3IF,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 3. "CH2IF,Channel 2 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 15. "CH1COMCEN,Channel 1 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 12.--14. "CH1COMCTL,Channel 1 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 11. "CH1COMSEN,Channel 1 output compare shadow enable" "0,1"
|
|
bitfld.long 0x0 10. "CH1COMFEN,Channel 1 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 7. "CH0COMCEN,Channel 0 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x7
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH1CAPFLT,Channel 1 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH1CAPPSC,Channel 1 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL1_Output,Channel control register 1 (output"
|
|
bitfld.long 0x4 15. "CH3COMCEN,Channel 3 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 12.--14. "CH3COMCTL,Channel 3 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 11. "CH3COMSEN,Channel 3 output compare shadow enable" "0,1"
|
|
bitfld.long 0x4 10. "CH3COMFEN,Channel 3 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
bitfld.long 0x4 7. "CH2COMCEN,Channel 2 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 4.--6. "CH2COMCTL,Channel 2 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "CH2COMSEN,Channel 2 compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 2. "CH2COMFEN,Channel 2 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 0.--1. "CH2MS,Channel 2 I/O mode selection" "0,1,2,3"
|
|
group.long 0x1C++0x13
|
|
line.long 0x0 "CHCTL1_Input,Channel control register 1 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH3CAPFLT,Channel 3 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH3CAPPSC,Channel 3 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH2CAPFLT,Channel 2 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH2CAPPSC,Channel 2 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH2MS,Channel 2 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x4 13. "CH3P,Channel 3 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 12. "CH3EN,Channel 3 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 11. "CH2NP,Channel 2 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 9. "CH2P,Channel 2 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 8. "CH2EN,Channel 2 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x8 "CNT,Counter register"
|
|
hexmask.long 0x8 0.--31. 1. "CNT,counter value"
|
|
line.long 0xC "PSC,Prescaler register"
|
|
hexmask.long.word 0xC 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x10 "CAR,Counter auto reload register"
|
|
hexmask.long 0x10 0.--31. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0xF
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long 0x0 0.--31. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
line.long 0x4 "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long 0x4 0.--31. 1. "CH1VAL,Capture or compare value of channel1"
|
|
line.long 0x8 "CH2CV,Channel 2 capture/compare value register"
|
|
hexmask.long 0x8 0.--31. 1. "CH2VAL,Capture or compare value of channel 2"
|
|
line.long 0xC "CH3CV,Channel 3 capture/compare value register"
|
|
hexmask.long 0xC 0.--31. 1. "CH3VAL,Capture or compare value of channel 3"
|
|
group.long 0x48++0xB
|
|
line.long 0x0 "DMACFG,DMA configuration register"
|
|
hexmask.long.byte 0x0 8.--12. 1. "DMATC,DMA transfer count"
|
|
hexmask.long.byte 0x0 0.--4. 1. "DMATA,DMA transfer access start address"
|
|
line.long 0x4 "DMATB,DMA transfer buffer register"
|
|
hexmask.long.word 0x4 0.--15. 1. "DMATB,DMA transfer buffer"
|
|
line.long 0x8 "IRMP,Input remap register"
|
|
bitfld.long 0x8 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
bitfld.long 0x8 6.--7. "CI3_RMP,Channel 3 input remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER4 (General-purpose-timers)"
|
|
base ad:0x40000C00
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 5.--6. "CAM,Counter aligns mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DIR,Direction" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 7. "TI0S,Channel 0 trigger input selection" "0,1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "DMAS,DMA request source selection" "0,1"
|
|
line.long 0x8 "SMCFG,slave mode control register"
|
|
bitfld.long 0x8 15. "ETP,External trigger polarity" "0,1"
|
|
bitfld.long 0x8 14. "SMC1,Part of SMC for enable External clock mode1" "0,1"
|
|
bitfld.long 0x8 12.--13. "ETPSC,External trigger prescaler" "0,1,2,3"
|
|
hexmask.long.byte 0x8 8.--11. 1. "ETFC,External trigger filter control"
|
|
bitfld.long 0x8 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x8 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0xC 14. "TRGDEN,Trigger DMA request enable" "0,1"
|
|
bitfld.long 0xC 12. "CH3DEN,Channel 3 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 11. "CH2DEN,Channel 2 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 10. "CH1DEN,Channel 1 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 9. "CH0DEN,Channel 0 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0xC 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0xC 4. "CH3IE,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 3. "CH2IE,Channel 2 capture/compare interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x10 "INTF,interrupt flag register"
|
|
bitfld.long 0x10 12. "CH3OF,Channel 3 over capture flag" "0,1"
|
|
bitfld.long 0x10 11. "CH2OF,Channel 2 over capture flag" "0,1"
|
|
bitfld.long 0x10 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
bitfld.long 0x10 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x10 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x10 4. "CH3IF,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 3. "CH2IF,Channel 2 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x10 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 15. "CH1COMCEN,Channel 1 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 12.--14. "CH1COMCTL,Channel 1 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 11. "CH1COMSEN,Channel 1 output compare shadow enable" "0,1"
|
|
bitfld.long 0x0 10. "CH1COMFEN,Channel 1 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 7. "CH0COMCEN,Channel 0 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x7
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH1CAPFLT,Channel 1 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH1CAPPSC,Channel 1 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL1_Output,Channel control register 1 (output"
|
|
bitfld.long 0x4 15. "CH3COMCEN,Channel 3 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 12.--14. "CH3COMCTL,Channel 3 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 11. "CH3COMSEN,Channel 3 output compare shadow enable" "0,1"
|
|
bitfld.long 0x4 10. "CH3COMFEN,Channel 3 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
bitfld.long 0x4 7. "CH2COMCEN,Channel 2 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 4.--6. "CH2COMCTL,Channel 2 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "CH2COMSEN,Channel 2 compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 2. "CH2COMFEN,Channel 2 output compare fast enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 0.--1. "CH2MS,Channel 2 I/O mode selection" "0,1,2,3"
|
|
group.long 0x1C++0x13
|
|
line.long 0x0 "CHCTL1_Input,Channel control register 1 (input"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH3CAPFLT,Channel 3 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH3CAPPSC,Channel 3 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH2CAPFLT,Channel 2 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH2CAPPSC,Channel 2 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH2MS,Channel 2 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x4 13. "CH3P,Channel 3 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 12. "CH3EN,Channel 3 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 11. "CH2NP,Channel 2 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 9. "CH2P,Channel 2 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 8. "CH2EN,Channel 2 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x8 "CNT,Counter register"
|
|
hexmask.long 0x8 0.--31. 1. "CNT,counter value"
|
|
line.long 0xC "PSC,Prescaler register"
|
|
hexmask.long.word 0xC 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x10 "CAR,Counter auto reload register"
|
|
hexmask.long 0x10 0.--31. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0xF
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long 0x0 0.--31. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
line.long 0x4 "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long 0x4 0.--31. 1. "CH1VAL,Capture or compare value of channel1"
|
|
line.long 0x8 "CH2CV,Channel 2 capture/compare value register"
|
|
hexmask.long 0x8 0.--31. 1. "CH2VAL,Capture or compare value of channel 2"
|
|
line.long 0xC "CH3CV,Channel 3 capture/compare value register"
|
|
hexmask.long 0xC 0.--31. 1. "CH3VAL,Capture or compare value of channel 3"
|
|
group.long 0x48++0xB
|
|
line.long 0x0 "DMACFG,DMA configuration register"
|
|
hexmask.long.byte 0x0 8.--12. 1. "DMATC,DMA transfer count"
|
|
hexmask.long.byte 0x0 0.--4. 1. "DMATA,DMA transfer access start address"
|
|
line.long 0x4 "DMATB,DMA transfer buffer register"
|
|
hexmask.long.word 0x4 0.--15. 1. "DMATB,DMA transfer buffer"
|
|
line.long 0x8 "IRMP,Input remap register"
|
|
bitfld.long 0x8 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
bitfld.long 0x8 6.--7. "CI3_RMP,Channel 3 input remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER5 (Basic timer)"
|
|
base ad:0x40001000
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode." "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "DMAINTEN,Interrupt enable register"
|
|
bitfld.long 0x0 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0x0 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x4 "INTF,Interrupt flag register"
|
|
bitfld.long 0x4 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 0. "UPG,This bit can be set by software and cleared by hardware automatically. When this bit is set the counter is cleared. The prescaler counter is cleared at the same time." "0,1"
|
|
group.long 0x24++0xB
|
|
line.long 0x0 "CNT,Counter register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0x4 "PSC,Prescaler register"
|
|
hexmask.long.word 0x4 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x8 "CAR,Counter auto reload register"
|
|
hexmask.long.word 0x8 0.--15. 1. "CARL,Counter auto reload value"
|
|
tree.end
|
|
tree "TIMER6 (Basic timer)"
|
|
base ad:0x40001400
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode." "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "DMAINTEN,Interrupt enable register"
|
|
bitfld.long 0x0 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0x0 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x4 "INTF,Interrupt flag register"
|
|
bitfld.long 0x4 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 0. "UPG,This bit can be set by software and cleared by hardware automatically. When this bit is set the counter is cleared. The prescaler counter is cleared at the same time." "0,1"
|
|
group.long 0x24++0xB
|
|
line.long 0x0 "CNT,Counter register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0x4 "PSC,Prescaler register"
|
|
hexmask.long.word 0x4 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x8 "CAR,Counter auto reload register"
|
|
hexmask.long.word 0x8 0.--15. 1. "CARL,Counter auto reload value"
|
|
tree.end
|
|
tree "TIMER7 (Advanced timer)"
|
|
base ad:0x40010400
|
|
group.long 0x0++0x13
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 5.--6. "CAM,Counter aligns mode selection" "0,1,2,3"
|
|
bitfld.long 0x0 4. "DIR,Direction" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode." "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 15. "ISO3N,Idle state of channel 3 complementary output" "0,1"
|
|
bitfld.long 0x4 14. "ISO3,Idle state of channel 3 output" "0,1"
|
|
bitfld.long 0x4 13. "ISO2N,Idle state of channel 2 complementary output" "0,1"
|
|
bitfld.long 0x4 12. "ISO2,Idle state of channel 2 output" "0,1"
|
|
bitfld.long 0x4 11. "ISO1N,Idle state of channel 1 complementary output" "0,1"
|
|
bitfld.long 0x4 10. "ISO1,Idle state of channel 1 output" "0,1"
|
|
bitfld.long 0x4 9. "ISO0N,Idle state of channel 0 complementary output" "0,1"
|
|
newline
|
|
bitfld.long 0x4 8. "ISO0,Idle state of channel 0 output" "0,1"
|
|
bitfld.long 0x4 7. "TI0S,Channel 0 trigger input selection" "0,1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "DMAS,DMA request source selection" "0,1"
|
|
bitfld.long 0x4 2. "CCUC,Commutation control shadow register update control" "0,1"
|
|
bitfld.long 0x4 0. "CCSE,Commutation control shadow enable" "0,1"
|
|
line.long 0x8 "SMCFG,Slave mode configuration register"
|
|
bitfld.long 0x8 15. "ETP,External trigger polarity" "0,1"
|
|
bitfld.long 0x8 14. "SMC1,Part of SMC for enable External clock mode1." "0,1"
|
|
bitfld.long 0x8 12.--13. "ETPSC,The prescaler of external trigger" "0,1,2,3"
|
|
hexmask.long.byte 0x8 8.--11. 1. "ETFC,External trigger filter control"
|
|
bitfld.long 0x8 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x8 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x8 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0xC "DMAINTEN,DMA and interrupt enable register"
|
|
bitfld.long 0xC 31. "CH3COMADDIE,Channel 3 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 30. "CH2COMADDIE,Channel 2 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 29. "CH1COMADDIE,Channel 1 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 28. "CH0COMADDIE,Channel 0 additional compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 14. "TRGDEN,Trigger DMA request enable" "0,1"
|
|
bitfld.long 0xC 13. "CMTDEN,Commutation DMA request enable" "0,1"
|
|
bitfld.long 0xC 12. "CH3DEN,Channel 3 capture/compare DMA request enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 11. "CH2DEN,Channel 2 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 10. "CH1DEN,Channel 1 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 9. "CH0DEN,Channel 0 capture/compare DMA request enable" "0,1"
|
|
bitfld.long 0xC 8. "UPDEN,Update DMA request enable" "0,1"
|
|
bitfld.long 0xC 7. "BRKIE,Break interrupt enable" "0,1"
|
|
bitfld.long 0xC 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0xC 5. "CMTIE,commutation interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 4. "CH3IE,Channel 3 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 3. "CH2IE,Channel 2 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0xC 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x10 "INTF,Interrupt flag register"
|
|
bitfld.long 0x10 31. "CH3COMADDIF,Channel 3 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 30. "CH2COMADDIF,Channel 2 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 29. "CH1COMADDIF,Channel 1 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 28. "CH0COMADDIF,Channel 0 additional compare interrupt flag." "0,1"
|
|
bitfld.long 0x10 12. "CH3OF,Channel 3 over capture flag" "0,1"
|
|
bitfld.long 0x10 11. "CH2OF,Channel 2 over capture flag" "0,1"
|
|
bitfld.long 0x10 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x10 7. "BRKIF,Break interrupt flag" "0,1"
|
|
bitfld.long 0x10 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x10 5. "CMTIF,Channel commutation interrupt flag" "0,1"
|
|
bitfld.long 0x10 4. "CH3IF,Channel 3 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 3. "CH2IF,Channel 2 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
newline
|
|
bitfld.long 0x10 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x10 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 31. "CH3COMADDG,Channel 3 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 30. "CH2COMADDG,Channel 2 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 29. "CH1COMADDG,Channel 1 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 28. "CH0COMADDG,Channel 0 additional compare event generation." "0,1"
|
|
bitfld.long 0x0 7. "BRKG,Break event generation" "0,1"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 5. "CMTG,Channel commutation event generation" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update event generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output mode)"
|
|
bitfld.long 0x0 29. "CH1COMADDSEN,Channel 1 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 28. "CH0COMADDSEN,Channel 0 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 15. "CH1COMCEN,Channel 1 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 12.--14. "CH1COMCTL,Channel 1 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 11. "CH1COMSEN,Channel 1 output compare shadow enable" "0,1"
|
|
bitfld.long 0x0 10. "CH1COMFEN,Channel 1 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 7. "CH0COMCEN,Channel 0 output compare clear enable" "0,1"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x7
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 (input mode)"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH1CAPFLT,Channel 1 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH1CAPPSC,Channel 1 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH1MS,Channel 1 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL1_Output,Channel control register 1 (output"
|
|
bitfld.long 0x4 29. "CH3COMADDSEN,Channel 3 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 28. "CH2COMADDSEN,Channel 2 additional compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 15. "CH3COMCEN,Channel 3 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 12.--14. "CH3COMCTL,Channel 3 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 11. "CH3COMSEN,Channel 3 output compare shadow enable" "0,1"
|
|
bitfld.long 0x4 10. "CH3COMFEN,Channel 3 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x4 7. "CH2COMCEN,Channel 2 output compare clear enable" "0,1"
|
|
bitfld.long 0x4 4.--6. "CH2COMCTL,Channel 2 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 3. "CH2COMSEN,Channel 2 compare output shadow enable" "0,1"
|
|
bitfld.long 0x4 2. "CH2COMFEN,Channel 2 output compare fast enable" "0,1"
|
|
bitfld.long 0x4 0.--1. "CH2MS,Channel 2 I/O mode selection" "0,1,2,3"
|
|
group.long 0x1C++0x33
|
|
line.long 0x0 "CHCTL1_Input,Channel control register 1 (input mode)"
|
|
hexmask.long.byte 0x0 12.--15. 1. "CH3CAPFLT,Channel 3 input capture filter control"
|
|
bitfld.long 0x0 10.--11. "CH3CAPPSC,Channel 3 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 8.--9. "CH3MS,Channel 3 mode selection" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH2CAPFLT,Channel 2 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH2CAPPSC,Channel 2 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH2MS,Channel 2 mode selection" "0,1,2,3"
|
|
line.long 0x4 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x4 15. "CH3NP,Channel 3 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 14. "CH3NEN,Channel 3 complementary output enable" "0,1"
|
|
bitfld.long 0x4 13. "CH3P,Channel 3 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 12. "CH3EN,Channel 3 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 11. "CH2NP,Channel 2 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 10. "CH2NEN,Channel 2 complementary output enable" "0,1"
|
|
bitfld.long 0x4 9. "CH2P,Channel 2 capture/compare function polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x4 8. "CH2EN,Channel 2 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 6. "CH1NEN,Channel 1 complementary output enable" "0,1"
|
|
bitfld.long 0x4 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x4 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x4 2. "CH0NEN,Channel 0 complementary output enable" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x4 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x8 "CNT,Counter register"
|
|
hexmask.long.word 0x8 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0xC "PSC,Prescaler register"
|
|
hexmask.long.word 0xC 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0x10 "CAR,Counter auto reload register"
|
|
hexmask.long.word 0x10 0.--15. 1. "CARL,Counter auto reload value"
|
|
line.long 0x14 "CREP,Counter repetition register"
|
|
hexmask.long.byte 0x14 0.--7. 1. "CREP,Counter repetition value"
|
|
line.long 0x18 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x18 0.--15. 1. "CH0VAL,Capture or compare value of channel0"
|
|
line.long 0x1C "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long.word 0x1C 0.--15. 1. "CH1VAL,Capture or compare value of channel1"
|
|
line.long 0x20 "CH2CV,Channel 2 capture/compare value register"
|
|
hexmask.long.word 0x20 0.--15. 1. "CH2VAL,Capture or compare value of channel 2"
|
|
line.long 0x24 "CH3CV,Channel 3 capture/compare value register"
|
|
hexmask.long.word 0x24 0.--15. 1. "CH3VAL,Capture or compare value of channel 3"
|
|
line.long 0x28 "CCHP,Complementary channel protection register"
|
|
bitfld.long 0x28 15. "POEN,Primary output enable" "0,1"
|
|
bitfld.long 0x28 14. "OAEN,Output automatic enable" "0,1"
|
|
bitfld.long 0x28 13. "BRKP,Break input polarity" "0,1"
|
|
bitfld.long 0x28 12. "BRKEN,Break input enable" "0,1"
|
|
bitfld.long 0x28 11. "ROS,Run mode off-state enable" "0,1"
|
|
bitfld.long 0x28 10. "IOS,Idle mode off-state enable" "0,1"
|
|
bitfld.long 0x28 8.--9. "PROT,Complementary register protect control" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x28 0.--7. 1. "DTCFG,Dead time configure"
|
|
line.long 0x2C "DMACFG,DMA configuration register"
|
|
hexmask.long.byte 0x2C 8.--12. 1. "DMATC,DMA transfer count"
|
|
hexmask.long.byte 0x2C 0.--4. 1. "DMATA,DMA transfer access start address"
|
|
line.long 0x30 "DMATB,DMA transfer buffer register"
|
|
hexmask.long.word 0x30 0.--15. 1. "DMATB,DMA transfer buffer"
|
|
group.long 0x64++0x13
|
|
line.long 0x0 "CH0COMV_ADD,Channel 0 additional compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0COMVAL_ADD,Additional compare value of channel 0"
|
|
line.long 0x4 "CH1COMV_ADD,Channel 1 additional compare value register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CH1COMVAL_ADD,Additional compare value of channel 1"
|
|
line.long 0x8 "CH2COMV_ADD,Channel 2 additional compare value register"
|
|
hexmask.long.word 0x8 0.--15. 1. "CH2COMVAL_ADD,Additional compare value of channel 2"
|
|
line.long 0xC "CH3COMV_ADD,Channel 3 additional compare value register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CH3COMVAL_ADD,Additional compare value of channel 3"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 31. "CH3CPWMEN,Channel 3 composite PWM mode enable" "0,1"
|
|
bitfld.long 0x10 30. "CH2CPWMEN,Channel 2 composite PWM mode enable" "0,1"
|
|
bitfld.long 0x10 29. "CH1CPWMEN,Channel 1 composite PWM mode enable" "0,1"
|
|
bitfld.long 0x10 28. "CH0CPWMEN,Channel 0 composite PWM mode enable" "0,1"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
bitfld.long 0x0 0. "OUTSEL,The output value selection" "0,1"
|
|
tree.end
|
|
tree "TIMER8 (General level1 timer)"
|
|
base ad:0x40014000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode." "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
group.long 0x8++0xB
|
|
line.long 0x0 "SMCFG,Slave mode configuration register"
|
|
bitfld.long 0x0 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x0 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0x4 "DMAINTEN,Interrupt enable register"
|
|
bitfld.long 0x4 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0x4 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x4 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x4 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x8 "INTF,Interrupt flag register"
|
|
bitfld.long 0x8 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
bitfld.long 0x8 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x8 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x8 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x8 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x8 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 7. "BRKG,Break event generation" "0,1"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 5. "CMTG,Channel commutation event generation" "0,1"
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update event generation" "0,1"
|
|
group.long 0x20++0xF
|
|
line.long 0x0 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x0 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x0 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x0 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x0 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x4 "CNT,Counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0x8 "PSC,Prescaler register"
|
|
hexmask.long.word 0x8 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0xC "CAR,Counter auto reload register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0x7
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0VAL,Capture or compare value of channel0"
|
|
line.long 0x4 "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CH1VAL,Capture or compare value of channel1"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER9 (General-purpose-timers)"
|
|
base ad:0x40014400
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0x0 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x4 "INTF,interrupt flag register"
|
|
bitfld.long 0x4 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x4 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x4 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 ( (input"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
group.long 0x20++0xF
|
|
line.long 0x0 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x0 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 1. "CH0P,Channel 0 capture/compare polarity" "0,1"
|
|
bitfld.long 0x0 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x4 "CNT,Counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,current counter value"
|
|
line.long 0x8 "PSC,Prescaler register"
|
|
hexmask.long.word 0x8 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0xC "CAR,Counter auto reload register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "IRMP,channel input remap register"
|
|
bitfld.long 0x0 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER10 (General level2 timer)"
|
|
base ad:0x40014800
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,Control register 1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "DMAINTEN,Interrupt enable register"
|
|
bitfld.long 0x0 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x4 "INTF,Interrupt flag register"
|
|
bitfld.long 0x4 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x4 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x4 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,This bit can be set by software and cleared by hardware automatically. When this bit is set the counter is cleared. The prescaler counter is cleared at the same time." "0,1"
|
|
group.long 0x20++0xF
|
|
line.long 0x0 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x0 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 1. "CH0P,Channel 0 capture/compare polarity" "0,1"
|
|
bitfld.long 0x0 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x4 "CNT,Counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0x8 "PSC,Prescaler register"
|
|
hexmask.long.word 0x8 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0xC "CAR,Counter auto reload register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0VAL,Capture or compare value of channel0"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "IRMP,Input remap register"
|
|
bitfld.long 0x0 10.--11. "ITI1_RMP,Write CHxVAL register selection" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER11 (General level1 timer)"
|
|
base ad:0x40001800
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTL0,Control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 3. "SPM,Single pulse mode." "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable." "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
group.long 0x8++0xB
|
|
line.long 0x0 "SMCFG,Slave mode configuration register"
|
|
bitfld.long 0x0 7. "MSM,Master-slave mode" "0,1"
|
|
bitfld.long 0x0 4.--6. "TRGS,Trigger selection" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0.--2. "SMC,Slave mode control" "0,1,2,3,4,5,6,7"
|
|
line.long 0x4 "DMAINTEN,Interrupt enable register"
|
|
bitfld.long 0x4 6. "TRGIE,Trigger interrupt enable" "0,1"
|
|
bitfld.long 0x4 2. "CH1IE,Channel 1 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x4 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x4 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x8 "INTF,Interrupt flag register"
|
|
bitfld.long 0x8 10. "CH1OF,Channel 1 over capture flag" "0,1"
|
|
bitfld.long 0x8 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x8 6. "TRGIF,Trigger interrupt flag" "0,1"
|
|
bitfld.long 0x8 2. "CH1IF,Channel 1 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x8 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x8 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,Software event generation register"
|
|
bitfld.long 0x0 7. "BRKG,Break event generation" "0,1"
|
|
bitfld.long 0x0 6. "TRGG,Trigger event generation" "0,1"
|
|
bitfld.long 0x0 5. "CMTG,Channel commutation event generation" "0,1"
|
|
bitfld.long 0x0 4. "CH3G,Channel 3 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 3. "CH2G,Channel 2 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 2. "CH1G,Channel 1 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update event generation" "0,1"
|
|
group.long 0x20++0xF
|
|
line.long 0x0 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x0 7. "CH1NP,Channel 1 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 5. "CH1P,Channel 1 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x0 4. "CH1EN,Channel 1 capture/compare function enable" "0,1"
|
|
bitfld.long 0x0 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 1. "CH0P,Channel 0 capture/compare function polarity" "0,1"
|
|
bitfld.long 0x0 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x4 "CNT,Counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter."
|
|
line.long 0x8 "PSC,Prescaler register"
|
|
hexmask.long.word 0x8 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0xC "CAR,Counter auto reload register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0x7
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0VAL,Capture or compare value of channel0"
|
|
line.long 0x4 "CH1CV,Channel 1 capture/compare value register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CH1VAL,Capture or compare value of channel1"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,Configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER12 (General-purpose-timers)"
|
|
base ad:0x40001C00
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0x0 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x4 "INTF,interrupt flag register"
|
|
bitfld.long 0x4 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x4 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x4 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 ( (input"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
group.long 0x20++0xF
|
|
line.long 0x0 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x0 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 1. "CH0P,Channel 0 capture/compare polarity" "0,1"
|
|
bitfld.long 0x0 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x4 "CNT,Counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,current counter value"
|
|
line.long 0x8 "PSC,Prescaler register"
|
|
hexmask.long.word 0x8 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0xC "CAR,Counter auto reload register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "IRMP,channel input remap register"
|
|
bitfld.long 0x0 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree "TIMER13 (General-purpose-timers)"
|
|
base ad:0x40002000
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL0,control register 0"
|
|
bitfld.long 0x0 8.--9. "CKDIV,Clock division" "0,1,2,3"
|
|
bitfld.long 0x0 7. "ARSE,Auto-reload shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "UPS,Update source" "0,1"
|
|
bitfld.long 0x0 1. "UPDIS,Update disable" "0,1"
|
|
bitfld.long 0x0 0. "CEN,Counter enable" "0,1"
|
|
line.long 0x4 "CTL1,control register 1"
|
|
bitfld.long 0x4 4.--6. "MMC,Master mode control" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC++0x7
|
|
line.long 0x0 "DMAINTEN,DMA/Interrupt enable register"
|
|
bitfld.long 0x0 1. "CH0IE,Channel 0 capture/compare interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "UPIE,Update interrupt enable" "0,1"
|
|
line.long 0x4 "INTF,interrupt flag register"
|
|
bitfld.long 0x4 9. "CH0OF,Channel 0 over capture flag" "0,1"
|
|
bitfld.long 0x4 1. "CH0IF,Channel 0 capture/compare interrupt flag" "0,1"
|
|
bitfld.long 0x4 0. "UPIF,Update interrupt flag" "0,1"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SWEVG,event generation register"
|
|
bitfld.long 0x0 1. "CH0G,Channel 0 capture or compare event generation" "0,1"
|
|
bitfld.long 0x0 0. "UPG,Update generation" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Output,Channel control register 0 (output"
|
|
bitfld.long 0x0 4.--6. "CH0COMCTL,Channel 0 compare output control" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 3. "CH0COMSEN,Channel 0 compare output shadow enable" "0,1"
|
|
bitfld.long 0x0 2. "CH0COMFEN,Channel 0 output compare fast enable" "0,1"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 I/O mode selection" "0,1,2,3"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CHCTL0_Input,Channel control register 0 ( (input"
|
|
hexmask.long.byte 0x0 4.--7. 1. "CH0CAPFLT,Channel 0 input capture filter control"
|
|
bitfld.long 0x0 2.--3. "CH0CAPPSC,Channel 0 input capture prescaler" "0,1,2,3"
|
|
bitfld.long 0x0 0.--1. "CH0MS,Channel 0 mode selection" "0,1,2,3"
|
|
group.long 0x20++0xF
|
|
line.long 0x0 "CHCTL2,Channel control register 2"
|
|
bitfld.long 0x0 3. "CH0NP,Channel 0 complementary output polarity" "0,1"
|
|
bitfld.long 0x0 1. "CH0P,Channel 0 capture/compare polarity" "0,1"
|
|
bitfld.long 0x0 0. "CH0EN,Channel 0 capture/compare function enable" "0,1"
|
|
line.long 0x4 "CNT,Counter register"
|
|
hexmask.long.word 0x4 0.--15. 1. "CNT,current counter value"
|
|
line.long 0x8 "PSC,Prescaler register"
|
|
hexmask.long.word 0x8 0.--15. 1. "PSC,Prescaler value of the counter clock"
|
|
line.long 0xC "CAR,Counter auto reload register"
|
|
hexmask.long.word 0xC 0.--15. 1. "CARL,Counter auto reload value"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "CH0CV,Channel 0 capture/compare value register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CH0VAL,Capture or compare value of channel 0"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "IRMP,channel input remap register"
|
|
bitfld.long 0x0 10.--11. "ITI1_RMP,Internal trigger input1 remap" "0,1,2,3"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "CFG,configuration register"
|
|
bitfld.long 0x0 1. "CHVSEL,Write CHxVAL register selection" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "TLI (TFT-LCD Interface)"
|
|
base ad:0x40016800
|
|
group.long 0x8++0x13
|
|
line.long 0x0 "SPSZ,Synchronous pulse size register"
|
|
hexmask.long.word 0x0 16.--27. 1. "HPSZ,Size of the horizontal synchronous pulse"
|
|
hexmask.long.word 0x0 0.--11. 1. "VPSZ,Size of the vertical synchronous pulse"
|
|
line.long 0x4 "BPSZ,Back-porch size register"
|
|
hexmask.long.word 0x4 16.--27. 1. "HBPSZ,Size of the horizontal back porch plus synchronous pulse"
|
|
hexmask.long.word 0x4 0.--11. 1. "VBPSZ,Size of the vertical back porch plus synchronous pulse"
|
|
line.long 0x8 "ASZ,Active size register"
|
|
hexmask.long.word 0x8 16.--27. 1. "HASZ,Size of the horizontal active area width plus back porch and synchronous pulse"
|
|
hexmask.long.word 0x8 0.--11. 1. "VASZ,Size of the vertical active area width plus back porch and synchronous pulse"
|
|
line.long 0xC "TSZ,Total size register"
|
|
hexmask.long.word 0xC 16.--27. 1. "HTSZ,Horizontal total size of the display including active area back porch synchronous pulse and front porch"
|
|
hexmask.long.word 0xC 0.--11. 1. "VTSZ,Vertical total size of the display including active area back porch synchronous pulse and front porch"
|
|
line.long 0x10 "CTL,Control register"
|
|
bitfld.long 0x10 31. "HPPS,Horizontal pulse polarity selection" "0,1"
|
|
bitfld.long 0x10 30. "VPPS,Vertical pulse polarity selection" "0,1"
|
|
bitfld.long 0x10 29. "DEPS,Data enable polarity selection" "0,1"
|
|
bitfld.long 0x10 28. "CLKPS,Pixel clock polarity selection" "0,1"
|
|
bitfld.long 0x10 16. "DFEN,Dither function enable" "0,1"
|
|
rbitfld.long 0x10 12.--14. "RDB,Red channel dither bits number" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x10 8.--10. "GDB,Green channel dither bits number" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x10 4.--6. "BDB,Blue channel dither bits number" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x10 0. "TLIEN,TLI enable bit" "0,1"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "RL,Reload layer register"
|
|
bitfld.long 0x0 1. "FBR,Frame blank reload" "0,1"
|
|
bitfld.long 0x0 0. "RQR,Request reload" "0,1"
|
|
group.long 0x2C++0x3
|
|
line.long 0x0 "BGC,Background color register"
|
|
hexmask.long.byte 0x0 16.--23. 1. "BVR,Background value red"
|
|
hexmask.long.byte 0x0 8.--15. 1. "BVG,Background value green"
|
|
hexmask.long.byte 0x0 0.--7. 1. "BVB,Background value blue"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "INTEN,Interrupt enable register"
|
|
bitfld.long 0x0 3. "LCRIE,Layer configuration reloaded interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "TEIE,Transaction error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "FEIE,FIFO error interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "LMIE,Line mark interrupt enable" "0,1"
|
|
rgroup.long 0x38++0x3
|
|
line.long 0x0 "INTF,Interrupt flag register"
|
|
bitfld.long 0x0 3. "LCRF,Layer configuration reloaded flag" "0,1"
|
|
bitfld.long 0x0 2. "TEF,Transaction error flag" "0,1"
|
|
bitfld.long 0x0 1. "FEF,FIFO error flag" "0,1"
|
|
bitfld.long 0x0 0. "LMF,Line mark flag" "0,1"
|
|
wgroup.long 0x3C++0x3
|
|
line.long 0x0 "INTC,Interrupt flag clear register"
|
|
bitfld.long 0x0 3. "LCRC,Layer configuration reloaded flag clear" "0,1"
|
|
bitfld.long 0x0 2. "TEC,Transaction error flag clear" "0,1"
|
|
bitfld.long 0x0 1. "FEC,FIFO error flag clear" "0,1"
|
|
bitfld.long 0x0 0. "LMC,Line mark flag clear" "0,1"
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "LM,Line mark register"
|
|
hexmask.long.word 0x0 0.--10. 1. "LM,Line mark value"
|
|
rgroup.long 0x44++0x7
|
|
line.long 0x0 "CPPOS,Current pixel position register"
|
|
hexmask.long.word 0x0 16.--31. 1. "HPOS,Horizontal position"
|
|
hexmask.long.word 0x0 0.--15. 1. "VPOS,Vertical position"
|
|
line.long 0x4 "STAT,Status register"
|
|
bitfld.long 0x4 3. "HS,Current HS status of the TLI" "0,1"
|
|
bitfld.long 0x4 2. "VS,Current VS status of the TLI" "0,1"
|
|
bitfld.long 0x4 1. "HDE,Current HDE status" "0,1"
|
|
bitfld.long 0x4 0. "VDE,Current VDE status" "0,1"
|
|
group.long 0x84++0x3
|
|
line.long 0x0 "L0CTL,Layer 0 control regist"
|
|
bitfld.long 0x0 4. "LUTEN,LUT enable" "0,1"
|
|
bitfld.long 0x0 1. "CKEYEN,Color keying enable" "0,1"
|
|
bitfld.long 0x0 0. "LEN,Layer enable" "0,1"
|
|
group.long 0x104++0x3
|
|
line.long 0x0 "L1CTL,Layer 1 control regist"
|
|
bitfld.long 0x0 4. "LUTEN,LUT enable" "0,1"
|
|
bitfld.long 0x0 1. "CKEYEN,Color keying enable" "0,1"
|
|
bitfld.long 0x0 0. "LEN,Layer enable" "0,1"
|
|
group.long 0x88++0x3
|
|
line.long 0x0 "L0HPOS,Layer 0 horizontal position parameters regist"
|
|
hexmask.long.word 0x0 16.--27. 1. "WRP,Window right position"
|
|
hexmask.long.word 0x0 0.--11. 1. "WLP,Window left position"
|
|
group.long 0x108++0x3
|
|
line.long 0x0 "L1HPOS,Layer 1 horizontal position parameters regist"
|
|
hexmask.long.word 0x0 16.--27. 1. "WRP,Window right position"
|
|
hexmask.long.word 0x0 0.--11. 1. "WLP,Window left position"
|
|
group.long 0x8C++0x3
|
|
line.long 0x0 "L0VPOS,Layer 0 vertical position parameters regist"
|
|
hexmask.long.word 0x0 16.--27. 1. "WBP,Window bottom position"
|
|
hexmask.long.word 0x0 0.--11. 1. "WTP,Window top position"
|
|
group.long 0x10C++0x3
|
|
line.long 0x0 "L1VPOS,Layer 1 vertical position parameters regist"
|
|
hexmask.long.word 0x0 16.--27. 1. "WBP,Window bottom position"
|
|
hexmask.long.word 0x0 0.--11. 1. "WTP,Window top position"
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "L0CKEY,Layer 0 color key regist"
|
|
hexmask.long.byte 0x0 16.--23. 1. "CKEYR,Color key red"
|
|
hexmask.long.byte 0x0 8.--15. 1. "CKEYG,Color key green"
|
|
hexmask.long.byte 0x0 0.--7. 1. "CKEYB,Color key blue"
|
|
group.long 0x110++0x3
|
|
line.long 0x0 "L1CKEY,Layer 1 color key regist"
|
|
hexmask.long.byte 0x0 16.--23. 1. "CKEYR,Color key red"
|
|
hexmask.long.byte 0x0 8.--15. 1. "CKEYG,Color key green"
|
|
hexmask.long.byte 0x0 0.--7. 1. "CKEYB,Color key blue"
|
|
group.long 0x94++0x3
|
|
line.long 0x0 "L0PPF,Layer 0 packeted pixel format regist"
|
|
bitfld.long 0x0 0.--2. "PPF,Packeted Pixel Format" "0,1,2,3,4,5,6,7"
|
|
group.long 0x114++0x3
|
|
line.long 0x0 "L1PPF,Layer 1 packeted pixel format regist"
|
|
bitfld.long 0x0 0.--2. "PPF,Packeted Pixel Format" "0,1,2,3,4,5,6,7"
|
|
group.long 0x98++0x3
|
|
line.long 0x0 "L0SA,Layer 0 specified alpha regist"
|
|
hexmask.long.byte 0x0 0.--7. 1. "SA,Specified alpha"
|
|
group.long 0x118++0x3
|
|
line.long 0x0 "L1SA,Layer 1 specified alpha regist"
|
|
hexmask.long.byte 0x0 0.--7. 1. "SA,Specified alpha"
|
|
group.long 0x9C++0x3
|
|
line.long 0x0 "L0DC,Layer 0 default color regist"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DCA,The Default Color ALPHA"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DCR,The Default Color Red"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DCG,The Default Color Green"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DCB,The Default Color Blue"
|
|
group.long 0x11C++0x3
|
|
line.long 0x0 "L1DC,Layer 1 default color regist"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DCA,The Default Color ALPHA"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DCR,The Default Color Red"
|
|
hexmask.long.byte 0x0 8.--15. 1. "DCG,The Default Color Green"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DCB,The Default Color Blue"
|
|
group.long 0xA0++0x3
|
|
line.long 0x0 "L0BLEND,Layer 0 blending regist"
|
|
bitfld.long 0x0 8.--10. "ACF1,Alpha calculation factor 1 of blending method" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0.--2. "ACF2,Alpha Calculation Factor 2 of Blending Method" "0,1,2,3,4,5,6,7"
|
|
group.long 0x120++0x3
|
|
line.long 0x0 "L1BLEND,Layer 1 blending regist"
|
|
bitfld.long 0x0 8.--10. "ACF1,Alpha calculation factor 1 of blending method" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0.--2. "ACF2,Alpha Calculation Factor 2 of Blending Method" "0,1,2,3,4,5,6,7"
|
|
group.long 0xAC++0x3
|
|
line.long 0x0 "L0FBADDR,Layer 0 frame base address regist"
|
|
hexmask.long 0x0 0.--31. 1. "FBADD,Frame buffer base address"
|
|
group.long 0x12C++0x3
|
|
line.long 0x0 "L1FBADDR,Layer 1 frame base address regist"
|
|
hexmask.long 0x0 0.--31. 1. "FBADD,Frame buffer base address"
|
|
group.long 0xB0++0x3
|
|
line.long 0x0 "L0FLLEN,Layer 0 frame line length regist"
|
|
hexmask.long.word 0x0 16.--29. 1. "STDOFF,Frame buffer stride offset"
|
|
hexmask.long.word 0x0 0.--13. 1. "FLL,Frame line length"
|
|
group.long 0x130++0x3
|
|
line.long 0x0 "L1FLLEN,Layer 1 frame line length regist"
|
|
hexmask.long.word 0x0 16.--29. 1. "STDOFF,Frame buffer stride offset"
|
|
hexmask.long.word 0x0 0.--13. 1. "FLL,Frame line length"
|
|
group.long 0xB4++0x3
|
|
line.long 0x0 "L0FTLN,Layer 0 frame total line number regist"
|
|
hexmask.long.word 0x0 0.--10. 1. "FTLN,Frame total line number"
|
|
group.long 0x134++0x3
|
|
line.long 0x0 "L1FTLN,Layer 1 frame total line number regist"
|
|
hexmask.long.word 0x0 0.--10. 1. "FTLN,Frame total line number"
|
|
wgroup.long 0xC4++0x3
|
|
line.long 0x0 "L0LUT,Layer 0 look up table regist"
|
|
hexmask.long.byte 0x0 24.--31. 1. "TADD,Look up table write address"
|
|
hexmask.long.byte 0x0 16.--23. 1. "TR,Red channel of a LUT entry"
|
|
hexmask.long.byte 0x0 8.--15. 1. "TG,Green Channel of a LUT entry"
|
|
hexmask.long.byte 0x0 0.--7. 1. "TB,Blue Channel of a LUT entry"
|
|
wgroup.long 0x144++0x3
|
|
line.long 0x0 "L1LUT,Layer 1 look up table regist"
|
|
hexmask.long.byte 0x0 24.--31. 1. "TADD,Look up table write address"
|
|
hexmask.long.byte 0x0 16.--23. 1. "TR,Red channel of a LUT entry"
|
|
hexmask.long.byte 0x0 8.--15. 1. "TG,Green Channel of a LUT entry"
|
|
hexmask.long.byte 0x0 0.--7. 1. "TB,Blue Channel of a LUT entry"
|
|
tree.end
|
|
tree "TRNG (True Random Number Generator)"
|
|
base ad:0x50060800
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 3. "TRNGIE,Interrupt enabled bit." "0,1"
|
|
bitfld.long 0x0 2. "TRNGEN,TRNG enabled bit." "0,1"
|
|
line.long 0x4 "STAT,Status register"
|
|
bitfld.long 0x4 6. "SEIF,Seed error interrupt flag" "0,1"
|
|
bitfld.long 0x4 5. "CEIF,Clock error interrupt flag" "0,1"
|
|
rbitfld.long 0x4 2. "SECS,Seed error current status" "0,1"
|
|
rbitfld.long 0x4 1. "CECS,Clock error current status" "0,1"
|
|
rbitfld.long 0x4 0. "DRDY,Random Data ready status bit. This bit is cleared by reading the TRNG_DATA register and set when a new random number is generated." "0,1"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long 0x0 0.--31. 1. "TRNGDATA,32-Bit Random data"
|
|
tree.end
|
|
tree "UART (Universal Asynchronous Receiver/Transmitter)"
|
|
base ad:0x0
|
|
tree "UART3"
|
|
base ad:0x40004C00
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
tree.end
|
|
tree "UART4"
|
|
base ad:0x40005000
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
tree.end
|
|
tree "UART6"
|
|
base ad:0x40007800
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
tree.end
|
|
tree "UART7"
|
|
base ad:0x40007C00
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "USART (Universal Synchronous/Asynchronous Receiver/Transmitter)"
|
|
base ad:0x0
|
|
tree "USART0"
|
|
base ad:0x40011000
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 10. "CPL,Clock polarity" "0,1"
|
|
bitfld.long 0xC 9. "CPH,Clock phase" "0,1"
|
|
bitfld.long 0xC 8. "CLEN,CK Length" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 10. "CTSIE,CTS interrupt enable" "0,1"
|
|
bitfld.long 0x10 9. "CTSEN,CTS enable" "0,1"
|
|
bitfld.long 0x10 8. "RTSEN,RTS enable" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 5. "SCEN,Smartcard mode enable" "0,1"
|
|
bitfld.long 0x10 4. "NKEN,Smartcard NACK enable" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0x80++0xB
|
|
line.long 0x0 "CTL3,Control register 3"
|
|
bitfld.long 0x0 11. "MSBF,Most significant bit first" "0,1"
|
|
bitfld.long 0x0 10. "DINV,Data bit level inversion" "0,1"
|
|
bitfld.long 0x0 9. "TINV,TX pin level inversion" "0,1"
|
|
bitfld.long 0x0 8. "RINV,RX pin level inversion" "0,1"
|
|
bitfld.long 0x0 5. "EBIE,Interrupt enable bit of end of block event" "0,1"
|
|
bitfld.long 0x0 4. "RTIE,Interrupt enable bit of receive timeout event" "0,1"
|
|
bitfld.long 0x0 1.--3. "SCRTNUM,Smartcard auto-retry number" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "RTEN,Receiver timeout enable" "0,1"
|
|
line.long 0x4 "RT,Receiver timeout register"
|
|
hexmask.long.byte 0x4 24.--31. 1. "BL,Block Length"
|
|
hexmask.long.tbyte 0x4 0.--23. 1. "RT,Receiver timeout threshold"
|
|
line.long 0x8 "STAT1,Status register 1"
|
|
rbitfld.long 0x8 16. "BSY,Busy flag" "0,1"
|
|
bitfld.long 0x8 12. "EBF,End of block flag" "0,1"
|
|
bitfld.long 0x8 11. "RTF,Receiver timeout flag" "0,1"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 2. "BCM,Break frame coherence mode" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
bitfld.long 0x0 0. "HCM,Hardware flow control coherence mode" "0,1"
|
|
tree.end
|
|
tree "USART1"
|
|
base ad:0x40004400
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 10. "CPL,Clock polarity" "0,1"
|
|
bitfld.long 0xC 9. "CPH,Clock phase" "0,1"
|
|
bitfld.long 0xC 8. "CLEN,CK Length" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 10. "CTSIE,CTS interrupt enable" "0,1"
|
|
bitfld.long 0x10 9. "CTSEN,CTS enable" "0,1"
|
|
bitfld.long 0x10 8. "RTSEN,RTS enable" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 5. "SCEN,Smartcard mode enable" "0,1"
|
|
bitfld.long 0x10 4. "NKEN,Smartcard NACK enable" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0x80++0xB
|
|
line.long 0x0 "CTL3,Control register 3"
|
|
bitfld.long 0x0 11. "MSBF,Most significant bit first" "0,1"
|
|
bitfld.long 0x0 10. "DINV,Data bit level inversion" "0,1"
|
|
bitfld.long 0x0 9. "TINV,TX pin level inversion" "0,1"
|
|
bitfld.long 0x0 8. "RINV,RX pin level inversion" "0,1"
|
|
bitfld.long 0x0 5. "EBIE,Interrupt enable bit of end of block event" "0,1"
|
|
bitfld.long 0x0 4. "RTIE,Interrupt enable bit of receive timeout event" "0,1"
|
|
bitfld.long 0x0 1.--3. "SCRTNUM,Smartcard auto-retry number" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "RTEN,Receiver timeout enable" "0,1"
|
|
line.long 0x4 "RT,Receiver timeout register"
|
|
hexmask.long.byte 0x4 24.--31. 1. "BL,Block Length"
|
|
hexmask.long.tbyte 0x4 0.--23. 1. "RT,Receiver timeout threshold"
|
|
line.long 0x8 "STAT1,Status register 1"
|
|
rbitfld.long 0x8 16. "BSY,Busy flag" "0,1"
|
|
bitfld.long 0x8 12. "EBF,End of block flag" "0,1"
|
|
bitfld.long 0x8 11. "RTF,Receiver timeout flag" "0,1"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 2. "BCM,Break frame coherence mode" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
bitfld.long 0x0 0. "HCM,Hardware flow control coherence mode" "0,1"
|
|
tree.end
|
|
tree "USART2"
|
|
base ad:0x40004800
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 10. "CPL,Clock polarity" "0,1"
|
|
bitfld.long 0xC 9. "CPH,Clock phase" "0,1"
|
|
bitfld.long 0xC 8. "CLEN,CK Length" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 10. "CTSIE,CTS interrupt enable" "0,1"
|
|
bitfld.long 0x10 9. "CTSEN,CTS enable" "0,1"
|
|
bitfld.long 0x10 8. "RTSEN,RTS enable" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 5. "SCEN,Smartcard mode enable" "0,1"
|
|
bitfld.long 0x10 4. "NKEN,Smartcard NACK enable" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0x80++0xB
|
|
line.long 0x0 "CTL3,Control register 3"
|
|
bitfld.long 0x0 11. "MSBF,Most significant bit first" "0,1"
|
|
bitfld.long 0x0 10. "DINV,Data bit level inversion" "0,1"
|
|
bitfld.long 0x0 9. "TINV,TX pin level inversion" "0,1"
|
|
bitfld.long 0x0 8. "RINV,RX pin level inversion" "0,1"
|
|
bitfld.long 0x0 5. "EBIE,Interrupt enable bit of end of block event" "0,1"
|
|
bitfld.long 0x0 4. "RTIE,Interrupt enable bit of receive timeout event" "0,1"
|
|
bitfld.long 0x0 1.--3. "SCRTNUM,Smartcard auto-retry number" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "RTEN,Receiver timeout enable" "0,1"
|
|
line.long 0x4 "RT,Receiver timeout register"
|
|
hexmask.long.byte 0x4 24.--31. 1. "BL,Block Length"
|
|
hexmask.long.tbyte 0x4 0.--23. 1. "RT,Receiver timeout threshold"
|
|
line.long 0x8 "STAT1,Status register 1"
|
|
rbitfld.long 0x8 16. "BSY,Busy flag" "0,1"
|
|
bitfld.long 0x8 12. "EBF,End of block flag" "0,1"
|
|
bitfld.long 0x8 11. "RTF,Receiver timeout flag" "0,1"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 2. "BCM,Break frame coherence mode" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
bitfld.long 0x0 0. "HCM,Hardware flow control coherence mode" "0,1"
|
|
tree.end
|
|
tree "USART5"
|
|
base ad:0x40011400
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "STAT0,Status register 0"
|
|
bitfld.long 0x0 9. "CTSF,CTS change flag" "0,1"
|
|
bitfld.long 0x0 8. "LBDF,LIN break detection flag" "0,1"
|
|
bitfld.long 0x0 7. "TBE,Transmit data buffer empty" "0,1"
|
|
bitfld.long 0x0 6. "TC,Transmission complete" "0,1"
|
|
bitfld.long 0x0 5. "RBNE,Read data buffer not empty" "0,1"
|
|
bitfld.long 0x0 4. "IDLEF,IDLE frame detected flag" "0,1"
|
|
bitfld.long 0x0 3. "ORERR,Overrun error" "0,1"
|
|
bitfld.long 0x0 2. "NERR,Noise error flag" "0,1"
|
|
bitfld.long 0x0 1. "FERR,Frame error flag" "0,1"
|
|
bitfld.long 0x0 0. "PERR,Parity error flag" "0,1"
|
|
group.long 0x4++0x13
|
|
line.long 0x0 "DATA,Data register"
|
|
hexmask.long.word 0x0 0.--8. 1. "DATA,Transmit or read data value"
|
|
line.long 0x4 "BAUD,Baud rate register"
|
|
hexmask.long.word 0x4 4.--15. 1. "INTDIV,Integer part of baud-rate divider"
|
|
hexmask.long.byte 0x4 0.--3. 1. "FRADIV,Fraction part of baud-rate divider"
|
|
line.long 0x8 "CTL0,Control register 0"
|
|
bitfld.long 0x8 15. "OVSMOD,Oversampling mode" "0,1"
|
|
bitfld.long 0x8 13. "UEN,USART enable" "0,1"
|
|
bitfld.long 0x8 12. "WL,Word length" "0,1"
|
|
bitfld.long 0x8 11. "WM,Wakeup method in mute mode" "0,1"
|
|
bitfld.long 0x8 10. "PCEN,Parity check function enable" "0,1"
|
|
bitfld.long 0x8 9. "PM,Parity mode" "0,1"
|
|
bitfld.long 0x8 8. "PERRIE,Parity error interrupt enable" "0,1"
|
|
bitfld.long 0x8 7. "TBEIE,Transmitter buffer empty interrupt enable" "0,1"
|
|
bitfld.long 0x8 6. "TCIE,Transmission complete interrupt enable" "0,1"
|
|
bitfld.long 0x8 5. "RBNEIE,Read data buffer not empty interrupt and overrun error interrupt enable" "0,1"
|
|
bitfld.long 0x8 4. "IDLEIE,IDLE line detected interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 3. "TEN,Transmitter enable" "0,1"
|
|
bitfld.long 0x8 2. "REN,Receiver enable" "0,1"
|
|
bitfld.long 0x8 1. "RWU,Receiver wakeup from mute mode" "0,1"
|
|
bitfld.long 0x8 0. "SBKCMD,Send break command" "0,1"
|
|
line.long 0xC "CTL1,Control register 1"
|
|
bitfld.long 0xC 14. "LMEN,LIN mode enable" "0,1"
|
|
bitfld.long 0xC 12.--13. "STB,STOP bits length" "0,1,2,3"
|
|
bitfld.long 0xC 11. "CKEN,CK pin enable" "0,1"
|
|
bitfld.long 0xC 10. "CPL,Clock polarity" "0,1"
|
|
bitfld.long 0xC 9. "CPH,Clock phase" "0,1"
|
|
bitfld.long 0xC 8. "CLEN,CK Length" "0,1"
|
|
bitfld.long 0xC 6. "LBDIE,LIN break detection interrupt" "0,1"
|
|
bitfld.long 0xC 5. "LBLEN,LIN break frame length" "0,1"
|
|
hexmask.long.byte 0xC 0.--3. 1. "ADDR,Address of the USART"
|
|
line.long 0x10 "CTL2,Control register 2"
|
|
bitfld.long 0x10 11. "OSB,One sample bit method" "0,1"
|
|
bitfld.long 0x10 10. "CTSIE,CTS interrupt enable" "0,1"
|
|
bitfld.long 0x10 9. "CTSEN,CTS enable" "0,1"
|
|
bitfld.long 0x10 8. "RTSEN,RTS enable" "0,1"
|
|
bitfld.long 0x10 7. "DENT,DMA request enable for transmission" "0,1"
|
|
bitfld.long 0x10 6. "DENR,DMA request enable for reception" "0,1"
|
|
bitfld.long 0x10 5. "SCEN,Smartcard mode enable" "0,1"
|
|
bitfld.long 0x10 4. "NKEN,Smartcard NACK enable" "0,1"
|
|
bitfld.long 0x10 3. "HDEN,Half-duplex selection" "0,1"
|
|
bitfld.long 0x10 2. "IRLP,IrDA low-power" "0,1"
|
|
bitfld.long 0x10 1. "IREN,IrDA mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x10 0. "ERRIE,Error interrupt enable" "0,1"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "GP,Guard time and prescaler"
|
|
hexmask.long.byte 0x0 8.--15. 1. "GUAT,Guard time value in Smartcard mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "PSC,Prescaler value"
|
|
group.long 0x80++0xB
|
|
line.long 0x0 "CTL3,Control register 3"
|
|
bitfld.long 0x0 11. "MSBF,Most significant bit first" "0,1"
|
|
bitfld.long 0x0 10. "DINV,Data bit level inversion" "0,1"
|
|
bitfld.long 0x0 9. "TINV,TX pin level inversion" "0,1"
|
|
bitfld.long 0x0 8. "RINV,RX pin level inversion" "0,1"
|
|
bitfld.long 0x0 5. "EBIE,Interrupt enable bit of end of block event" "0,1"
|
|
bitfld.long 0x0 4. "RTIE,Interrupt enable bit of receive timeout event" "0,1"
|
|
bitfld.long 0x0 1.--3. "SCRTNUM,Smartcard auto-retry number" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 0. "RTEN,Receiver timeout enable" "0,1"
|
|
line.long 0x4 "RT,Receiver timeout register"
|
|
hexmask.long.byte 0x4 24.--31. 1. "BL,Block Length"
|
|
hexmask.long.tbyte 0x4 0.--23. 1. "RT,Receiver timeout threshold"
|
|
line.long 0x8 "STAT1,Status register 1"
|
|
rbitfld.long 0x8 16. "BSY,Busy flag" "0,1"
|
|
bitfld.long 0x8 12. "EBF,End of block flag" "0,1"
|
|
bitfld.long 0x8 11. "RTF,Receiver timeout flag" "0,1"
|
|
group.long 0xC0++0x3
|
|
line.long 0x0 "CHC,Coherence control register"
|
|
bitfld.long 0x0 8. "EPERR,Early parity error flag" "0,1"
|
|
bitfld.long 0x0 2. "BCM,Break frame coherence mode" "0,1"
|
|
bitfld.long 0x0 1. "PCM,Parity check coherence mode" "0,1"
|
|
bitfld.long 0x0 0. "HCM,Hardware flow control coherence mode" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "USB_FS (Universal Serial Bus - Full-Speed Interface)"
|
|
base ad:0x0
|
|
tree "FS_DEVICE"
|
|
base ad:0x50000800
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "DCFG,device configuration register"
|
|
bitfld.long 0x0 11.--12. "EOPFT,end of periodic frame time" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--10. 1. "DAR,Device address"
|
|
bitfld.long 0x0 2. "NZLSOH,Non-zero-length status OUT" "0,1"
|
|
bitfld.long 0x0 0.--1. "DS,Device speed" "0,1,2,3"
|
|
line.long 0x4 "DCTL,device control register"
|
|
bitfld.long 0x4 11. "POIF,Power-on initialization flag" "0,1"
|
|
bitfld.long 0x4 10. "CGONAK,Clear global OUT NAK" "0,1"
|
|
bitfld.long 0x4 9. "SGONAK,Set global OUT NAK" "0,1"
|
|
bitfld.long 0x4 8. "CGINAK,Clear global IN NAK" "0,1"
|
|
bitfld.long 0x4 7. "SGINAK,Set global IN NAK" "0,1"
|
|
bitfld.long 0x4 4.--6. "DTEST,Device Test control" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x4 3. "GONS,Global OUT NAK status" "0,1"
|
|
rbitfld.long 0x4 2. "GINS,Global IN NAK status" "0,1"
|
|
bitfld.long 0x4 1. "SD,Soft disconnect" "0,1"
|
|
bitfld.long 0x4 0. "RWKUP,Remote wakeup" "0,1"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "DSTAT,device status register"
|
|
hexmask.long.word 0x0 8.--21. 1. "FNRSOF,Frame number of the received"
|
|
bitfld.long 0x0 1.--2. "ES,Enumerated speed" "0,1,2,3"
|
|
bitfld.long 0x0 0. "SPST,Suspend status" "0,1"
|
|
group.long 0x10++0x7
|
|
line.long 0x0 "DIEPINTEN,device IN endpoint common interrupt"
|
|
bitfld.long 0x0 6. "IEPNEEN,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUDEN,Endpoint Tx FIFO underrun interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 3. "CITOEN,Control IN timeout condition interrupt enable (Non-isochronous" "0,1"
|
|
bitfld.long 0x0 1. "EPDISEN,Endpoint disabled interrupt" "0,1"
|
|
bitfld.long 0x0 0. "TFEN,Transfer finished interrupt" "0,1"
|
|
line.long 0x4 "DOEPINTEN,device OUT endpoint common interrupt"
|
|
bitfld.long 0x4 6. "BTBSTPEN,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x4 4. "EPRXFOVREN,Endpoint Rx FIFO overrun interrupt enable" "0,1"
|
|
bitfld.long 0x4 3. "STPFEN,SETUP phase finished interrupt enable" "0,1"
|
|
bitfld.long 0x4 1. "EPDISEN,Endpoint disabled interrupt" "0,1"
|
|
bitfld.long 0x4 0. "TFEN,Transfer finished interrupt" "0,1"
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "DAEPINT,device all endpoints interrupt"
|
|
hexmask.long.byte 0x0 16.--19. 1. "OEPITB,Device all OUT endpoint interrupt bits"
|
|
hexmask.long.byte 0x0 0.--3. 1. "IEPITB,Device all IN endpoint interrupt bits"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "DAEPINTEN,Device all endpoints interrupt enable register"
|
|
hexmask.long.byte 0x0 16.--19. 1. "OEPIE,OUT endpoint interrupt enable bits"
|
|
hexmask.long.byte 0x0 0.--3. 1. "IEPIE,IN EP interrupt interrupt enable bits"
|
|
group.long 0x28++0x7
|
|
line.long 0x0 "DVBUSDT,device VBUS discharge time"
|
|
hexmask.long.word 0x0 0.--15. 1. "DVBUSDT,Device VBUS discharge time"
|
|
line.long 0x4 "DVBUSPT,device VBUS pulsing time"
|
|
hexmask.long.word 0x4 0.--11. 1. "DVBUSPT,Device VBUS pulsing time"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "DIEPFEINTEN,device IN endpoint FIFO empty"
|
|
hexmask.long.byte 0x0 0.--3. 1. "IEPTXFEIE,IN EP Tx FIFO empty interrupt enable"
|
|
group.long 0x100++0x3
|
|
line.long 0x0 "DIEP0CTL,device IN endpoint 0 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,TxFIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 15. "EPACT,endpoint active" "0,1"
|
|
bitfld.long 0x0 0.--1. "MPL,Maximum packet length" "0,1,2,3"
|
|
group.long 0x120++0x3
|
|
line.long 0x0 "DIEP1CTL,device in endpoint-1 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x140++0x3
|
|
line.long 0x0 "DIEP2CTL,device endpoint-2 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x160++0x3
|
|
line.long 0x0 "DIEP3CTL,device endpoint-3 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x300++0x3
|
|
line.long 0x0 "DOEP0CTL,device endpoint-0 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
rbitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
rbitfld.long 0x0 0.--1. "MPL,Maximum packet length" "0,1,2,3"
|
|
group.long 0x320++0x3
|
|
line.long 0x0 "DOEP1CTL,device endpoint-1 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x340++0x3
|
|
line.long 0x0 "DOEP2CTL,device endpoint-2 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x360++0x3
|
|
line.long 0x0 "DOEP3CTL,device endpoint-3 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x108++0x3
|
|
line.long 0x0 "DIEP0INTF,device endpoint-0 interrupt"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x128++0x3
|
|
line.long 0x0 "DIEP1INTF,device endpoint-1 interrupt"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x148++0x3
|
|
line.long 0x0 "DIEP2INTF,device endpoint-2 interrupt"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x168++0x3
|
|
line.long 0x0 "DIEP3INTF,device endpoint-3 interrupt"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x308++0x3
|
|
line.long 0x0 "DOEP0INTF,device out endpoint-0 interrupt flag"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x328++0x3
|
|
line.long 0x0 "DOEP1INTF,device out endpoint-1 interrupt flag"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x348++0x3
|
|
line.long 0x0 "DOEP2INTF,device out endpoint-2 interrupt flag"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x368++0x3
|
|
line.long 0x0 "DOEP3INTF,device out endpoint-3 interrupt flag"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x110++0x3
|
|
line.long 0x0 "DIEP0LEN,device IN endpoint-0 transfer length"
|
|
bitfld.long 0x0 19.--20. "PCNT,Packet count" "0,1,2,3"
|
|
hexmask.long.byte 0x0 0.--6. 1. "TLEN,Transfer length"
|
|
group.long 0x310++0x3
|
|
line.long 0x0 "DOEP0LEN,device OUT endpoint-0 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT,SETUP packet count" "0,1,2,3"
|
|
bitfld.long 0x0 19. "PCNT,Packet count" "0,1"
|
|
hexmask.long.byte 0x0 0.--6. 1. "TLEN,Transfer length"
|
|
group.long 0x130++0x3
|
|
line.long 0x0 "DIEP1LEN,device IN endpoint-1 transfer length"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x150++0x3
|
|
line.long 0x0 "DIEP2LEN,device IN endpoint-2 transfer length"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x170++0x3
|
|
line.long 0x0 "DIEP3LEN,device IN endpoint-3 transfer length"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x330++0x3
|
|
line.long 0x0 "DOEP1LEN,device OUT endpoint-1 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x350++0x3
|
|
line.long 0x0 "DOEP2LEN,device OUT endpoint-2 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x370++0x3
|
|
line.long 0x0 "DOEP3LEN,device OUT endpoint-3 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
rgroup.long 0x118++0x3
|
|
line.long 0x0 "DIEP0TFSTAT,device IN endpoint 0 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x138++0x3
|
|
line.long 0x0 "DIEP1TFSTAT,device IN endpoint 1 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x158++0x3
|
|
line.long 0x0 "DIEP2TFSTAT,device IN endpoint 2 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x178++0x3
|
|
line.long 0x0 "DIEP3TFSTAT,device IN endpoint 3 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
tree.end
|
|
tree "FS_GLOBAL"
|
|
base ad:0x50000000
|
|
group.long 0x0++0x1B
|
|
line.long 0x0 "GOTGCS,Global OTG control and status register"
|
|
rbitfld.long 0x0 19. "BSV,B-session valid" "0,1"
|
|
rbitfld.long 0x0 18. "ASV,A-session valid" "0,1"
|
|
rbitfld.long 0x0 17. "DI,Debounce interval" "0,1"
|
|
rbitfld.long 0x0 16. "IDPS,ID pin status" "0,1"
|
|
bitfld.long 0x0 11. "DHNPEN,Device HNP enabled" "0,1"
|
|
bitfld.long 0x0 10. "HHNPEN,Host HNP enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "HNPREQ,HNP request" "0,1"
|
|
rbitfld.long 0x0 8. "HNPS,Host success" "0,1"
|
|
bitfld.long 0x0 1. "SRPREQ,SRP request" "0,1"
|
|
rbitfld.long 0x0 0. "SRPS,SRP success" "0,1"
|
|
line.long 0x4 "GOTGINTF,Global OTG interrupt flag register"
|
|
bitfld.long 0x4 19. "DF,Debounce finish" "0,1"
|
|
bitfld.long 0x4 18. "ADTO,A-device timeout" "0,1"
|
|
bitfld.long 0x4 17. "HNPDET,Host negotiation request detected" "0,1"
|
|
bitfld.long 0x4 9. "HNPEND,HNP end" "0,1"
|
|
bitfld.long 0x4 8. "SRPEND,Session request success status" "0,1"
|
|
bitfld.long 0x4 2. "SESEND,Session end" "0,1"
|
|
line.long 0x8 "GAHBCS,Global AHB control and status register"
|
|
bitfld.long 0x8 8. "PTXFTH,Periodic Tx FIFO threshold" "0,1"
|
|
bitfld.long 0x8 7. "TXFTH,Tx FIFO threshold" "0,1"
|
|
bitfld.long 0x8 0. "GINTEN,Global interrupt enable" "0,1"
|
|
line.long 0xC "GUSBCS,Global USB control and status register"
|
|
bitfld.long 0xC 30. "FDM,Force device mode" "0,1"
|
|
bitfld.long 0xC 29. "FHM,Force host mode" "0,1"
|
|
hexmask.long.byte 0xC 10.--13. 1. "UTT,USB turnaround time"
|
|
bitfld.long 0xC 9. "HNPCEN,HNP capability enable" "0,1"
|
|
bitfld.long 0xC 8. "SRPCEN,SRP capability enable" "0,1"
|
|
bitfld.long 0xC 0.--2. "TOC,Timeout calibration" "0,1,2,3,4,5,6,7"
|
|
line.long 0x10 "GRSTCTL,Global reset control register (USBFS_GRSTCTL)"
|
|
hexmask.long.byte 0x10 6.--10. 1. "TXFNUM,TxFIFO number"
|
|
bitfld.long 0x10 5. "TXFF,TxFIFO flush" "0,1"
|
|
bitfld.long 0x10 4. "RXFF,RxFIFO flush" "0,1"
|
|
bitfld.long 0x10 2. "HFCRST,Host frame counter reset" "0,1"
|
|
bitfld.long 0x10 1. "HCSRST,HCLK soft reset" "0,1"
|
|
bitfld.long 0x10 0. "CSRST,Core soft reset" "0,1"
|
|
line.long 0x14 "GINTF,Global interrupt flag register (USBFS_GINTF)"
|
|
bitfld.long 0x14 31. "WKUPIF,Wakeup interrupt flag" "0,1"
|
|
bitfld.long 0x14 30. "SESIF,Session interrupt flag" "0,1"
|
|
bitfld.long 0x14 29. "DISCIF,Disconnect interrupt flag" "0,1"
|
|
bitfld.long 0x14 28. "IDPSC,ID pin status change" "0,1"
|
|
rbitfld.long 0x14 26. "PTXFEIF,Periodic TxFIFO empty interrupt flag" "0,1"
|
|
rbitfld.long 0x14 25. "HCIF,Host channels interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 24. "HPIF,Host port interrupt flag" "0,1"
|
|
bitfld.long 0x14 21. "PXNCIF_ISOONCIF,periodic transfer not complete interrupt flag(Host" "0,1"
|
|
bitfld.long 0x14 20. "ISOINCIF,Isochronous IN transfer Not Complete Interrupt Flag" "0,1"
|
|
rbitfld.long 0x14 19. "OEPIF,OUT endpoint interrupt flag" "0,1"
|
|
rbitfld.long 0x14 18. "IEPIF,IN endpoint interrupt flag" "0,1"
|
|
bitfld.long 0x14 15. "EOPFIF,End of periodic frame" "0,1"
|
|
newline
|
|
bitfld.long 0x14 14. "ISOOPDIF,Isochronous OUT packet dropped" "0,1"
|
|
bitfld.long 0x14 13. "ENUMF,Enumeration finished" "0,1"
|
|
bitfld.long 0x14 12. "RST,USB reset" "0,1"
|
|
bitfld.long 0x14 11. "SP,USB suspend" "0,1"
|
|
bitfld.long 0x14 10. "ESP,Early suspend" "0,1"
|
|
rbitfld.long 0x14 7. "GONAK,Global OUT NAK effective" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 6. "GNPINAK,Global Non-Periodic IN NAK effective" "0,1"
|
|
rbitfld.long 0x14 5. "NPTXFEIF,Non-periodic TxFIFO empty interrupt flag" "0,1"
|
|
rbitfld.long 0x14 4. "RXFNEIF,RxFIFO non-empty interrupt flag" "0,1"
|
|
bitfld.long 0x14 3. "SOF,Start of frame" "0,1"
|
|
rbitfld.long 0x14 2. "OTGIF,OTG interrupt flag" "0,1"
|
|
bitfld.long 0x14 1. "MFIF,Mode fault interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 0. "COPM,Current operation mode" "0,1"
|
|
line.long 0x18 "GINTEN,Global interrupt enable register"
|
|
bitfld.long 0x18 31. "WKUPIE,Wakeup interrupt enable" "0,1"
|
|
bitfld.long 0x18 30. "SESIE,Session interrupt enable" "0,1"
|
|
bitfld.long 0x18 29. "DISCIE,Disconnect interrupt enable" "0,1"
|
|
bitfld.long 0x18 28. "IDPSCIE,ID pin status change interrupt enable" "0,1"
|
|
bitfld.long 0x18 26. "PTXFEIE,Periodic TxFIFO empty interrupt enable" "0,1"
|
|
bitfld.long 0x18 25. "HCIE,Host channels interrupt enable" "0,1"
|
|
newline
|
|
rbitfld.long 0x18 24. "HPIE,Host port interrupt enable" "0,1"
|
|
bitfld.long 0x18 21. "PXNCIE_ISOONCIE,periodic transfer not compelete Interrupt enable(Host" "0,1"
|
|
bitfld.long 0x18 20. "ISOINCIE,isochronous IN transfer not complete" "0,1"
|
|
bitfld.long 0x18 19. "OEPIE,OUT endpoints interrupt enable" "0,1"
|
|
bitfld.long 0x18 18. "IEPIE,IN endpoints interrupt enable" "0,1"
|
|
bitfld.long 0x18 15. "EOPFIE,End of periodic frame interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x18 14. "ISOOPDIE,Isochronous OUT packet dropped interrupt enable" "0,1"
|
|
bitfld.long 0x18 13. "ENUMFIE,Enumeration finish interrupt enable" "0,1"
|
|
bitfld.long 0x18 12. "RSTIE,USB reset interrupt enable" "0,1"
|
|
bitfld.long 0x18 11. "SPIE,USB suspend interrupt enable" "0,1"
|
|
bitfld.long 0x18 10. "ESPIE,Early suspend interrupt enable" "0,1"
|
|
bitfld.long 0x18 7. "GONAKIE,Global OUT NAK effective" "0,1"
|
|
newline
|
|
bitfld.long 0x18 6. "GNPINAKIE,Global non-periodic IN NAK effective interrupt enable" "0,1"
|
|
bitfld.long 0x18 5. "NPTXFEIE,Non-periodic TxFIFO empty" "0,1"
|
|
bitfld.long 0x18 4. "RXFNEIE,Receive FIFO non-empty" "0,1"
|
|
bitfld.long 0x18 3. "SOFIE,Start of frame interrupt enable" "0,1"
|
|
bitfld.long 0x18 2. "OTGIE,OTG interrupt enable" "0,1"
|
|
bitfld.long 0x18 1. "MFIE,Mode fault interrupt" "0,1"
|
|
rgroup.long 0x1C++0x3
|
|
line.long 0x0 "GRSTATR_Device,Global Receive status read(Device"
|
|
hexmask.long.byte 0x0 17.--20. 1. "RPCKST,Recieve packet status"
|
|
bitfld.long 0x0 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x0 0.--3. 1. "EPNUM,Endpoint number"
|
|
rgroup.long 0x1C++0x7
|
|
line.long 0x0 "GRSTATR_Host,Global Receive status read(Host"
|
|
hexmask.long.byte 0x0 17.--20. 1. "RPCKST,Reivece packet status"
|
|
bitfld.long 0x0 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x0 0.--3. 1. "CNUM,Channel number"
|
|
line.long 0x4 "GRSTATP_Device,Global Receive status pop(Device"
|
|
hexmask.long.byte 0x4 17.--20. 1. "RPCKST,Recieve packet status"
|
|
bitfld.long 0x4 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x4 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x4 0.--3. 1. "EPNUM,Endpoint number"
|
|
rgroup.long 0x20++0x3
|
|
line.long 0x0 "GRSTATP_Host,Global Receive status pop(Host"
|
|
hexmask.long.byte 0x0 17.--20. 1. "RPCKST,Reivece packet status"
|
|
bitfld.long 0x0 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x0 0.--3. 1. "CNUM,Channel number"
|
|
group.long 0x24++0x7
|
|
line.long 0x0 "GRFLEN,Global Receive FIFO size register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RXFD,Rx FIFO depth"
|
|
line.long 0x4 "HNPTFLEN,Host non-periodic transmit FIFO length register"
|
|
hexmask.long.word 0x4 16.--31. 1. "HNPTXFD,host non-periodic TxFIFO depth"
|
|
hexmask.long.word 0x4 0.--15. 1. "HNPTXRSAR,host non-periodic transmit Tx RAM start"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "DIEP0TFLEN,Device IN endpoint 0 transmit FIFO length"
|
|
hexmask.long.word 0x0 16.--31. 1. "IEP0TXRSAR,in endpoint 0 Tx RAM start address"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEP0TXFD,in endpoint 0 Tx FIFO depth"
|
|
rgroup.long 0x2C++0x3
|
|
line.long 0x0 "HNPTFQSTAT,Host non-periodic transmit FIFO/queue"
|
|
hexmask.long.byte 0x0 24.--30. 1. "NPTXRQTOP,Top of the non-periodic transmit request"
|
|
hexmask.long.byte 0x0 16.--23. 1. "NPTXRQS,Non-periodic transmit request queue"
|
|
hexmask.long.word 0x0 0.--15. 1. "NPTXFS,Non-periodic TxFIFO space"
|
|
group.long 0x38++0x7
|
|
line.long 0x0 "GCCFG,Global core configuration register (USBFS_GCCFG)"
|
|
bitfld.long 0x0 21. "VBUSIG,VBUS ignored" "0,1"
|
|
bitfld.long 0x0 20. "SOFOEN,SOF output enable" "0,1"
|
|
bitfld.long 0x0 19. "VBUSBCEN,The VBUS B-device Comparer enable" "0,1"
|
|
bitfld.long 0x0 18. "VBUSACEN,The VBUS A-device Comparer enable" "0,1"
|
|
bitfld.long 0x0 16. "PWRON,Power on" "0,1"
|
|
line.long 0x4 "CID,core ID register"
|
|
hexmask.long 0x4 0.--31. 1. "CID,Core ID"
|
|
group.long 0x100++0xF
|
|
line.long 0x0 "HPTFLEN,Host periodic transmit FIFO length register (HPTFLEN)"
|
|
hexmask.long.word 0x0 16.--31. 1. "HPTXFD,Host periodic TxFIFO depth"
|
|
hexmask.long.word 0x0 0.--15. 1. "HPTXFSAR,Host periodic TxFIFO start"
|
|
line.long 0x4 "DIEP1TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0x4 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0x4 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO transmit RAM start"
|
|
line.long 0x8 "DIEP2TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0x8 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0x8 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO transmit RAM start"
|
|
line.long 0xC "DIEP3TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0xC 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0xC 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO4 transmit RAM start"
|
|
tree.end
|
|
tree "FS_HOST"
|
|
base ad:0x50000400
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "HCTL,host configuration register"
|
|
bitfld.long 0x0 0.--1. "CLKSEL,clock select for USB clock" "0,1,2,3"
|
|
line.long 0x4 "HFT,Host frame interval"
|
|
hexmask.long.word 0x4 0.--15. 1. "FRI,Frame interval"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "HFINFR,OTG_FS host frame number/frame time"
|
|
hexmask.long.word 0x0 16.--31. 1. "FRT,Frame remaining time"
|
|
hexmask.long.word 0x0 0.--15. 1. "FRNUM,Frame number"
|
|
rgroup.long 0x10++0x7
|
|
line.long 0x0 "HPTFQSTAT,Host periodic transmit FIFO/queue"
|
|
hexmask.long.byte 0x0 24.--31. 1. "PTXREQT,Top of the periodic transmit request"
|
|
hexmask.long.byte 0x0 16.--23. 1. "PTXREQS,Periodic transmit request queue space"
|
|
hexmask.long.word 0x0 0.--15. 1. "PTXFS,Periodic transmit data FIFO space"
|
|
line.long 0x4 "HACHINT,Host all channels interrupt"
|
|
hexmask.long.byte 0x4 0.--7. 1. "HACHINT,Host all channel interrupts"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "HACHINTEN,host all channels interrupt mask"
|
|
hexmask.long.byte 0x0 0.--7. 1. "CINTEN,Channel interrupt enable"
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "HPCS,Host port control and status register (USBFS_HPCS)"
|
|
rbitfld.long 0x0 17.--18. "PS,Port speed" "0,1,2,3"
|
|
hexmask.long.byte 0x0 13.--16. 1. "PTEST,Port Test control"
|
|
bitfld.long 0x0 12. "PP,Port power" "0,1"
|
|
rbitfld.long 0x0 10.--11. "PLST,Port line status" "0,1,2,3"
|
|
bitfld.long 0x0 8. "PRST,Port reset" "0,1"
|
|
bitfld.long 0x0 7. "PSP,Port suspend" "0,1"
|
|
bitfld.long 0x0 6. "PREM,Port resume" "0,1"
|
|
bitfld.long 0x0 3. "PEDC,Port enable/disable change" "0,1"
|
|
bitfld.long 0x0 2. "PE,Port enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "PCD,Port connect detected" "0,1"
|
|
rbitfld.long 0x0 0. "PCST,Port connect status" "0,1"
|
|
group.long 0x100++0x3
|
|
line.long 0x0 "HCH0CTL,host channel-0 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x120++0x3
|
|
line.long 0x0 "HCH1CTL,host channel-1 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x140++0x3
|
|
line.long 0x0 "HCH2CTL,host channel-2 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x160++0x3
|
|
line.long 0x0 "HCH3CTL,host channel-3 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x180++0x3
|
|
line.long 0x0 "HCH4CTL,host channel-4 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x1A0++0x3
|
|
line.long 0x0 "HCH5CTL,host channel-5 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x1C0++0x3
|
|
line.long 0x0 "HCH6CTL,host channel-6 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x1E0++0x3
|
|
line.long 0x0 "HCH7CTL,host channel-7 characteristics"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x108++0x3
|
|
line.long 0x0 "HCH0INTF,host channel-0 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x128++0x3
|
|
line.long 0x0 "HCH1INTF,host channel-1 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x148++0x3
|
|
line.long 0x0 "HCH2INTF,host channel-2 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x168++0x3
|
|
line.long 0x0 "HCH3INTF,host channel-3 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x188++0x3
|
|
line.long 0x0 "HCH4INTF,host channel-4 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x1A8++0x3
|
|
line.long 0x0 "HCH5INTF,host channel-5 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x1C8++0x3
|
|
line.long 0x0 "HCH6INTF,host channel-6 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x1E8++0x3
|
|
line.long 0x0 "HCH7INTF,host channel-7 interrupt register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x10C++0x3
|
|
line.long 0x0 "HCH0INTEN,host channel-0 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x12C++0x3
|
|
line.long 0x0 "HCH1INTEN,host channel-1 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x14C++0x3
|
|
line.long 0x0 "HCH2INTEN,host channel-2 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x16C++0x3
|
|
line.long 0x0 "HCH3INTEN,host channel-3 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x18C++0x3
|
|
line.long 0x0 "HCH4INTEN,host channel-4 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x1AC++0x3
|
|
line.long 0x0 "HCH5INTEN,host channel-5 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x1CC++0x3
|
|
line.long 0x0 "HCH6INTEN,host channel-6 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x1EC++0x3
|
|
line.long 0x0 "HCH7INTEN,host channel-7 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer completed interrupt enable" "0,1"
|
|
group.long 0x110++0x3
|
|
line.long 0x0 "HCH0LEN,host channel-0 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x130++0x3
|
|
line.long 0x0 "HCH1LEN,host channel-1 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x150++0x3
|
|
line.long 0x0 "HCH2LEN,host channel-2 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x170++0x3
|
|
line.long 0x0 "HCH3LEN,host channel-3 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x190++0x3
|
|
line.long 0x0 "HCH4LEN,host channel-4 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1B0++0x3
|
|
line.long 0x0 "HCH5LEN,host channel-5 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1D0++0x3
|
|
line.long 0x0 "HCH6LEN,host channel-6 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1F0++0x3
|
|
line.long 0x0 "HCH7LEN,host channel-7 transfer length"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
tree.end
|
|
tree "FS_PWRCLK"
|
|
base ad:0x50000E00
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "PWRCLKCTL,power and clock gating control"
|
|
bitfld.long 0x0 1. "SHCLK,Stop HCLK" "0,1"
|
|
bitfld.long 0x0 0. "SUCLK,Stop the USB clock" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "USB_HS (Universal Serial Bus - High-Speed Interface)"
|
|
base ad:0x0
|
|
tree "HS_DEVICE"
|
|
base ad:0x40040800
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "DCFG,device configuration register"
|
|
bitfld.long 0x0 11.--12. "EOPFT,end of periodic frame time" "0,1,2,3"
|
|
hexmask.long.byte 0x0 4.--10. 1. "DAR,Device address"
|
|
bitfld.long 0x0 2. "NZLSOH,Non-zero-length status OUT" "0,1"
|
|
bitfld.long 0x0 0.--1. "DS,Device speed" "0,1,2,3"
|
|
line.long 0x4 "DCTL,device control register"
|
|
bitfld.long 0x4 11. "POIF,Power-on initialization finished" "0,1"
|
|
bitfld.long 0x4 10. "CGONAK,Clear global OUT NAK" "0,1"
|
|
bitfld.long 0x4 9. "SGONAK,Set global OUT NAK" "0,1"
|
|
bitfld.long 0x4 8. "CGINAK,Clear global IN NAK" "0,1"
|
|
bitfld.long 0x4 7. "SGINAK,Set global IN NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x4 4.--6. "DTEST,Device Test control" "0,1,2,3,4,5,6,7"
|
|
rbitfld.long 0x4 3. "GONS,Global OUT NAK status" "0,1"
|
|
rbitfld.long 0x4 2. "GINS,Global IN NAK status" "0,1"
|
|
bitfld.long 0x4 1. "SD,Soft disconnect" "0,1"
|
|
bitfld.long 0x4 0. "RWKUP,Remote wakeup signaling" "0,1"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "DSTAT,device status register"
|
|
hexmask.long.word 0x0 8.--21. 1. "FNRSOF,Frame number of the received"
|
|
bitfld.long 0x0 1.--2. "ES,Enumerated speed" "0,1,2,3"
|
|
bitfld.long 0x0 0. "SPST,Suspend status" "0,1"
|
|
group.long 0x10++0x7
|
|
line.long 0x0 "DIEPINTEN,device IN endpoint common interrupt"
|
|
bitfld.long 0x0 13. "NAKEN,NAK handshake sent by USBHS interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 6. "IEPNEEN,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUDEN,Endpoint Tx FIFO underrun interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 3. "CITOEN,Control IN timeout condition interrupt enable (Non-isochronous" "0,1"
|
|
bitfld.long 0x0 1. "EPDISEN,Endpoint disabled interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TFEN,Transfer completed interrupt" "0,1"
|
|
line.long 0x4 "DOEPINTEN,device OUT endpoint common interrupt"
|
|
bitfld.long 0x4 14. "NYETEN,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x4 6. "BTBSTPEN,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x4 4. "EPRXFOVREN,Endpoint Rx FIFO overrun interrupt enable" "0,1"
|
|
bitfld.long 0x4 3. "STPFEN,SETUP phase done interrupt enable" "0,1"
|
|
bitfld.long 0x4 1. "EPDISEN,Endpoint disabled interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x4 0. "TFEN,Transfer completed interrupt" "0,1"
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "DAEPINT,device all endpoints interrupt"
|
|
hexmask.long.byte 0x0 16.--21. 1. "OEPITB,Device all OUT endpoint interrupt"
|
|
hexmask.long.byte 0x0 0.--5. 1. "IEPITB,Device all IN endpoint interrupt bits"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "DAEPINTEN,Device all endpoints interrupt enable register"
|
|
hexmask.long.byte 0x0 16.--21. 1. "OEPIE,OUT endpoint interrupt enable bits"
|
|
hexmask.long.byte 0x0 0.--5. 1. "IEPIE,IN endpoint interrupt enable bits"
|
|
group.long 0x28++0x17
|
|
line.long 0x0 "DVBUSDT,device VBUS discharge time"
|
|
hexmask.long.word 0x0 0.--15. 1. "DVBUSDT,Device VBUS discharge time"
|
|
line.long 0x4 "DVBUSPT,device VBUS pulsing time"
|
|
hexmask.long.word 0x4 0.--11. 1. "DVBUSPT,Device VBUS pulsing time"
|
|
line.long 0x8 "DTHC,Device threshold control register"
|
|
bitfld.long 0x8 27. "APEN,Arbitrator parking enable" "0,1"
|
|
hexmask.long.word 0x8 17.--25. 1. "RXTVLEN,Receive threshold value length"
|
|
bitfld.long 0x8 16. "RXTVEN,Receive threshold value enable" "0,1"
|
|
hexmask.long.word 0x8 2.--10. 1. "TXTVLEN,Receive threshold value length"
|
|
bitfld.long 0x8 1. "ISOINTVEN,Isochronous IN endpoint threshold value enable" "0,1"
|
|
newline
|
|
bitfld.long 0x8 0. "NISOINTVEN,Non-isochronous IN endpoint threshold value enable." "0,1"
|
|
line.long 0xC "DIEPFEINTEN,device IN endpoint FIFO empty"
|
|
hexmask.long.byte 0xC 0.--5. 1. "IEPTXFEIE,IN EP Tx FIFO empty interrupt enable"
|
|
line.long 0x10 "DEP1INT,device endpoint 1"
|
|
bitfld.long 0x10 17. "OEP1INT,OUT endpoint 1 interrupt" "0,1"
|
|
bitfld.long 0x10 1. "IEP1INT,IN endpoint 1 interrupt" "0,1"
|
|
line.long 0x14 "DEP1INTEN,device endpoint 1"
|
|
bitfld.long 0x14 17. "OEP1INTEN,OUT endpoint 1 interrupt enable" "0,1"
|
|
bitfld.long 0x14 1. "IEP1INTEN,IN endpoint 1 interrupt enable" "0,1"
|
|
group.long 0x44++0x3
|
|
line.long 0x0 "DIEP1INTEN,device IN endpoint 1 interrupt"
|
|
bitfld.long 0x0 13. "NAKEN,NAK handshake sent by USBHS" "0,1"
|
|
bitfld.long 0x0 6. "IEPNEEN,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUDEN,Endpoint Tx FIFO underrun interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 3. "CITOEN,Control IN timeout condition interrupt enable (Non-isochronous" "0,1"
|
|
bitfld.long 0x0 1. "EPDISEN,Endpoint disabled interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TFEN,Transfer finished interrupt" "0,1"
|
|
group.long 0x84++0x3
|
|
line.long 0x0 "DOEP1INTEN,device OUT endpoint common interrupt"
|
|
bitfld.long 0x0 14. "NYETEN,NYET handshake is sent interrupt enable bit" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTPEN,Back-to-back SETUP packets ( Only for control OUT endpoint)" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVREN,Endpoint Rx FIFO overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "STPFEN,SETUP phase done interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "EPDISEN,Endpoint disabled interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TFEN,Transfer completed interrupt" "0,1"
|
|
group.long 0x100++0x3
|
|
line.long 0x0 "DIEP0CTL,Device IN endpoint 0 control register"
|
|
rbitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
rbitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,TxFIFO number"
|
|
newline
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
rbitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 15. "EPACT,endpoint active" "0,1"
|
|
bitfld.long 0x0 0.--1. "MPL,Maximum packet length" "0,1,2,3"
|
|
group.long 0x120++0x3
|
|
line.long 0x0 "DIEP1CTL,Device IN endpoint-x control register"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x140++0x3
|
|
line.long 0x0 "DIEP2CTL,device endpoint-2 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x160++0x3
|
|
line.long 0x0 "DIEP3CTL,device endpoint-3 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x180++0x3
|
|
line.long 0x0 "DIEP4CTL,device endpoint-4 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x1A0++0x3
|
|
line.long 0x0 "DIEP5CTL,device endpoint-5 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,Set DATA1 PID/Set odd frame" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVNFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
hexmask.long.byte 0x0 22.--25. 1. "TXFNUM,Tx FIFO number"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x300++0x3
|
|
line.long 0x0 "DOEP0CTL,Device OUT endpoint-0 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
rbitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
rbitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
rbitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
rbitfld.long 0x0 0.--1. "MPL,Maximum packet length" "0,1,2,3"
|
|
group.long 0x320++0x3
|
|
line.long 0x0 "DOEP1CTL,Device OUT endpoint-1 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x340++0x3
|
|
line.long 0x0 "DOEP2CTL,Device OUT endpoint-2 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x360++0x3
|
|
line.long 0x0 "DOEP3CTL,Device OUT endpoint-3 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x380++0x3
|
|
line.long 0x0 "DOEP4CTL,Device OUT endpoint-4 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x3A0++0x3
|
|
line.long 0x0 "DOEP5CTL,Device OUT endpoint-5 control"
|
|
bitfld.long 0x0 31. "EPEN,Endpoint enable" "0,1"
|
|
bitfld.long 0x0 30. "EPD,Endpoint disable" "0,1"
|
|
bitfld.long 0x0 29. "SD1PID_SODDFRM,SD1PID/SODDFRM" "0,1"
|
|
bitfld.long 0x0 28. "SD0PID_SEVENFRM,SD0PID/SEVENFRM" "0,1"
|
|
bitfld.long 0x0 27. "SNAK,Set NAK" "0,1"
|
|
newline
|
|
bitfld.long 0x0 26. "CNAK,Clear NAK" "0,1"
|
|
bitfld.long 0x0 21. "STALL,STALL handshake" "0,1"
|
|
bitfld.long 0x0 20. "SNOOP,Snoop mode" "0,1"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
rbitfld.long 0x0 17. "NAKS,NAK status" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 16. "EOFRM_DPID,EOFRM/DPID" "0,1"
|
|
bitfld.long 0x0 15. "EPACT,Endpoint active" "0,1"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,maximum packet length"
|
|
group.long 0x108++0x3
|
|
line.long 0x0 "DIEP0INTF,Device IN endpoint-0 interrupt"
|
|
bitfld.long 0x0 13. "NAK,NAK handshake sent by USBHS" "0,1"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x128++0x3
|
|
line.long 0x0 "DIEP1INTF,Device IN endpoint-1 interrupt"
|
|
bitfld.long 0x0 13. "NAK,NAK handshake sent by USBHS" "0,1"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x148++0x3
|
|
line.long 0x0 "DIEP2INTF,Device IN endpoint-2 interrupt"
|
|
bitfld.long 0x0 13. "NAK,NAK handshake sent by USBHS" "0,1"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x168++0x3
|
|
line.long 0x0 "DIEP3INTF,Device IN endpoint-3 interrupt"
|
|
bitfld.long 0x0 13. "NAK,NAK handshake sent by USBHS" "0,1"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x188++0x3
|
|
line.long 0x0 "DIEP4INTF,Device IN endpoint-4 interrupt"
|
|
bitfld.long 0x0 13. "NAK,NAK handshake sent by USBHS" "0,1"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x1A8++0x3
|
|
line.long 0x0 "DIEP5INTF,Device IN endpoint-5 interrupt"
|
|
bitfld.long 0x0 13. "NAK,NAK handshake sent by USBHS" "0,1"
|
|
rbitfld.long 0x0 7. "TXFE,Transmit FIFO empty" "0,1"
|
|
bitfld.long 0x0 6. "IEPNE,IN endpoint NAK effective" "0,1"
|
|
bitfld.long 0x0 4. "EPTXFUD,Endpoint Tx FIFO underrun" "0,1"
|
|
bitfld.long 0x0 3. "CITO,Control in timeout interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint finished" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x308++0x3
|
|
line.long 0x0 "DOEP0INTF,device out endpoint-0 interrupt"
|
|
bitfld.long 0x0 14. "NYET,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x328++0x3
|
|
line.long 0x0 "DOEP1INTF,device out endpoint-1 interrupt"
|
|
bitfld.long 0x0 14. "NYET,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x348++0x3
|
|
line.long 0x0 "DOEP2INTF,device out endpoint-2 interrupt"
|
|
bitfld.long 0x0 14. "NYET,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x368++0x3
|
|
line.long 0x0 "DOEP3INTF,device out endpoint-3 interrupt"
|
|
bitfld.long 0x0 14. "NYET,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x388++0x3
|
|
line.long 0x0 "DOEP4INTF,device out endpoint-4 interrupt"
|
|
bitfld.long 0x0 14. "NYET,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x3A8++0x3
|
|
line.long 0x0 "DOEP5INTF,device out endpoint-5 interrupt"
|
|
bitfld.long 0x0 14. "NYET,NYET handshake is sent" "0,1"
|
|
bitfld.long 0x0 6. "BTBSTP,Back-to-back SETUP packets" "0,1"
|
|
bitfld.long 0x0 4. "EPRXFOVR,Endpoint Rx FIFO overrun" "0,1"
|
|
bitfld.long 0x0 3. "STPF,Setup phase finished" "0,1"
|
|
bitfld.long 0x0 1. "EPDIS,Endpoint disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "TF,Transfer finished" "0,1"
|
|
group.long 0x110++0x3
|
|
line.long 0x0 "DIEP0LEN,device IN endpoint-0 transfer length"
|
|
bitfld.long 0x0 19.--20. "PCNT,Packet count" "0,1,2,3"
|
|
hexmask.long.byte 0x0 0.--6. 1. "TLEN,Transfer length"
|
|
group.long 0x310++0x3
|
|
line.long 0x0 "DOEP0LEN,device OUT endpoint-0 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT,SETUP packet count" "0,1,2,3"
|
|
bitfld.long 0x0 19. "PCNT,Packet count" "0,1"
|
|
hexmask.long.byte 0x0 0.--6. 1. "TLEN,Transfer length"
|
|
group.long 0x130++0x3
|
|
line.long 0x0 "DIEP1LEN,device IN endpoint-1 transfer length"
|
|
bitfld.long 0x0 29.--30. "MCNT,Multi count" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x150++0x3
|
|
line.long 0x0 "DIEP2LEN,device IN endpoint-2 transfer length"
|
|
bitfld.long 0x0 29.--30. "MCNT,Multi count" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x170++0x3
|
|
line.long 0x0 "DIEP3LEN,device IN endpoint-3 transfer length"
|
|
bitfld.long 0x0 29.--30. "MCNT,Multi count" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x190++0x3
|
|
line.long 0x0 "DIEP4LEN,device IN endpoint-4 transfer length"
|
|
bitfld.long 0x0 29.--30. "MCNT,Multi count" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1B0++0x3
|
|
line.long 0x0 "DIEP5LEN,device IN endpoint-5 transfer length"
|
|
bitfld.long 0x0 29.--30. "MCNT,Multi count" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x330++0x3
|
|
line.long 0x0 "DOEP1LEN,device OUT endpoint-1 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x350++0x3
|
|
line.long 0x0 "DOEP2LEN,device OUT endpoint-2 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x370++0x3
|
|
line.long 0x0 "DOEP3LEN,device OUT endpoint-3 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x390++0x3
|
|
line.long 0x0 "DOEP4LEN,device OUT endpoint-4 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x3B0++0x3
|
|
line.long 0x0 "DOEP5LEN,device OUT endpoint-5 transfer length"
|
|
bitfld.long 0x0 29.--30. "STPCNT_RXDPID,SETUP packet count/Received data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x114++0x3
|
|
line.long 0x0 "DIEP0DMAADDR,device IN endpoint 0 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x134++0x3
|
|
line.long 0x0 "DIEP1DMAADDR,device IN endpoint 1 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x154++0x3
|
|
line.long 0x0 "DIEP2DMAADDR,device IN endpoint 2 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x174++0x3
|
|
line.long 0x0 "DIEP3DMAADDR,device IN endpoint 3 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x194++0x3
|
|
line.long 0x0 "DIEP4DMAADDR,device IN endpoint 4 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x1B4++0x3
|
|
line.long 0x0 "DIEP5DMAADDR,device IN endpoint 5 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x314++0x3
|
|
line.long 0x0 "DOEP0DMAADDR,device OUT endpoint 0 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x334++0x3
|
|
line.long 0x0 "DOEP1DMAADDR,device OUT endpoint 1 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x354++0x3
|
|
line.long 0x0 "DOEP2DMAADDR,device OUT endpoint 2 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x374++0x3
|
|
line.long 0x0 "DOEP3DMAADDR,device OUT endpoint 3 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x394++0x3
|
|
line.long 0x0 "DOEP4DMAADDR,device OUT endpoint 4 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x3B4++0x3
|
|
line.long 0x0 "DOEP5DMAADDR,device OUT endpoint 5 DMA address register"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
rgroup.long 0x118++0x3
|
|
line.long 0x0 "DIEP0TFSTAT,device IN endpoint 0 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x138++0x3
|
|
line.long 0x0 "DIEP1TFSTAT,device IN endpoint 1 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x158++0x3
|
|
line.long 0x0 "DIEP2TFSTAT,device IN endpoint 2 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x178++0x3
|
|
line.long 0x0 "DIEP3TFSTAT,device IN endpoint 3 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x198++0x3
|
|
line.long 0x0 "DIEP4TFSTAT,device IN endpoint 4 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
rgroup.long 0x1B8++0x3
|
|
line.long 0x0 "DIEP5TFSTAT,device IN endpoint 5 transmit FIFO"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEPTFS,IN endpoint TxFIFO space"
|
|
tree.end
|
|
tree "HS_GLOBAL"
|
|
base ad:0x40040000
|
|
group.long 0x0++0x1B
|
|
line.long 0x0 "GOTGCS,control and status register"
|
|
rbitfld.long 0x0 19. "BSV,B-session valid" "0,1"
|
|
rbitfld.long 0x0 18. "ASV,A-session valid" "0,1"
|
|
rbitfld.long 0x0 17. "DI,Debounce interval of a detected connection" "0,1"
|
|
rbitfld.long 0x0 16. "CIDPS,ID pin status" "0,1"
|
|
bitfld.long 0x0 11. "DHNPEN,Device HNP enabled" "0,1"
|
|
bitfld.long 0x0 10. "HHNPEN,Host HNP enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "HNPREQ,HNP request" "0,1"
|
|
rbitfld.long 0x0 8. "HNPS,Host negotiation success" "0,1"
|
|
bitfld.long 0x0 1. "SRPREQ,SRP request" "0,1"
|
|
rbitfld.long 0x0 0. "SRPS,Session request success" "0,1"
|
|
line.long 0x4 "GOTGINTF,Global OTG interrupt register"
|
|
bitfld.long 0x4 19. "DF,Debounce finish" "0,1"
|
|
bitfld.long 0x4 18. "ADTO,A-device timeout" "0,1"
|
|
bitfld.long 0x4 17. "HNPDET,Host negotiation detected" "0,1"
|
|
bitfld.long 0x4 9. "HNPEND,HNP end" "0,1"
|
|
bitfld.long 0x4 8. "SRPEND,SRPEND" "0,1"
|
|
bitfld.long 0x4 2. "SESEND,Session end" "0,1"
|
|
line.long 0x8 "GAHBCS,Global AHB configuration register"
|
|
bitfld.long 0x8 8. "PTXFTH,Periodic TxFIFO empty" "0,1"
|
|
bitfld.long 0x8 7. "TXFTH,TxFIFO threshold" "0,1"
|
|
bitfld.long 0x8 5. "DMAEN,DMA function enalbed" "0,1"
|
|
hexmask.long.byte 0x8 1.--4. 1. "BURST,AHB burst type used by DMA"
|
|
bitfld.long 0x8 0. "GINTEN,Global interrupt enable" "0,1"
|
|
line.long 0xC "GUSBCS,USB configuration register"
|
|
bitfld.long 0xC 30. "FDM,Force device mode" "0,1"
|
|
bitfld.long 0xC 29. "FHM,Force host mode" "0,1"
|
|
bitfld.long 0xC 21. "ULPIEOI,ULPI external over current indicator" "0,1"
|
|
bitfld.long 0xC 20. "ULPIEVD,ULPI external VBUS driver" "0,1"
|
|
hexmask.long.byte 0xC 10.--13. 1. "UTT,USB turnaround time"
|
|
bitfld.long 0xC 9. "HNPCEN,HNP capability enable" "0,1"
|
|
newline
|
|
bitfld.long 0xC 8. "SRPCEN,SRP capability enable" "0,1"
|
|
bitfld.long 0xC 6. "EMBPHY,Embedded PHY selected" "0,1"
|
|
bitfld.long 0xC 0.--2. "TOC,timeout calibration" "0,1,2,3,4,5,6,7"
|
|
line.long 0x10 "GRSTCTL,Global reset register"
|
|
rbitfld.long 0x10 31. "DMAIDL,DMA idle state" "0,1"
|
|
rbitfld.long 0x10 30. "DMABSY,DMA Busy" "0,1"
|
|
hexmask.long.byte 0x10 6.--10. 1. "TXFNUM,TxFIFO number"
|
|
bitfld.long 0x10 5. "TXFF,TxFIFO flush" "0,1"
|
|
bitfld.long 0x10 4. "RXFF,RxFIFO flush" "0,1"
|
|
bitfld.long 0x10 2. "HFCRST,Host frame counter reset" "0,1"
|
|
newline
|
|
bitfld.long 0x10 1. "HCSRST,HCLK soft reset" "0,1"
|
|
bitfld.long 0x10 0. "CSRST,Core soft reset" "0,1"
|
|
line.long 0x14 "GINTF,Global interrupt flag register"
|
|
bitfld.long 0x14 31. "WKUPIF,wakeup interrupt flag" "0,1"
|
|
bitfld.long 0x14 30. "SESIF,Session interrupt flag" "0,1"
|
|
bitfld.long 0x14 29. "DISCIF,Disconnect interrupt flag" "0,1"
|
|
bitfld.long 0x14 28. "IDPSC,ID pin status change" "0,1"
|
|
rbitfld.long 0x14 26. "PTXFEIF,Periodic TxFIFO empty interrupt flag" "0,1"
|
|
rbitfld.long 0x14 25. "HCIF,Host channels interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 24. "HPIF,Host port interrupt flag" "0,1"
|
|
bitfld.long 0x14 21. "PXNCIF_ISOONCIF,periodic transfer not complete interrupt flag(Host" "0,1"
|
|
bitfld.long 0x14 20. "ISOINCIF,Isochronous IN transfer Not Complete Interrupt Flag" "0,1"
|
|
rbitfld.long 0x14 19. "OEPIF,OUT endpoint interrupt flag" "0,1"
|
|
rbitfld.long 0x14 18. "IEPIF,IN endpoint interrupt flag" "0,1"
|
|
bitfld.long 0x14 15. "EOPFIF,End of periodic frame" "0,1"
|
|
newline
|
|
bitfld.long 0x14 14. "ISOOPDIF,Isochronous OUT packet dropped" "0,1"
|
|
bitfld.long 0x14 13. "ENUMF,Enumeration finished" "0,1"
|
|
bitfld.long 0x14 12. "RST,USB reset" "0,1"
|
|
bitfld.long 0x14 11. "SP,USB suspend" "0,1"
|
|
bitfld.long 0x14 10. "ESP,Early suspend" "0,1"
|
|
rbitfld.long 0x14 7. "GONAK,Global OUT NAK effective" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 6. "GNPINAK,Global IN non-periodic NAK" "0,1"
|
|
rbitfld.long 0x14 5. "NPTXFEIF,Non-periodic TxFIFO empty interrupt flag" "0,1"
|
|
rbitfld.long 0x14 4. "RXFNEIF,RxFIFO non-empty" "0,1"
|
|
bitfld.long 0x14 3. "SOF,Start of frame" "0,1"
|
|
rbitfld.long 0x14 2. "OTGIF,OTG interrupt" "0,1"
|
|
bitfld.long 0x14 1. "MFIF,Mode fault interrupt flag" "0,1"
|
|
newline
|
|
rbitfld.long 0x14 0. "COPM,Current mode of operation" "0,1"
|
|
line.long 0x18 "GINTEN,Global interrupt enable register"
|
|
bitfld.long 0x18 31. "WKUPIE,Wakeup interrupt enable" "0,1"
|
|
bitfld.long 0x18 30. "SESIE,Session interrupt enable" "0,1"
|
|
bitfld.long 0x18 29. "DISCIE,Disconnect interrupt enable" "0,1"
|
|
bitfld.long 0x18 28. "IDPSCIE,ID pin status change interrupt enable" "0,1"
|
|
bitfld.long 0x18 26. "PTXFEIE,Periodic TxFIFO empty interrupt enable" "0,1"
|
|
bitfld.long 0x18 25. "HCIE,Host channels interrupt enable" "0,1"
|
|
newline
|
|
rbitfld.long 0x18 24. "HPIE,Host port interrupt enable" "0,1"
|
|
bitfld.long 0x18 21. "PXNCIE_ISOONCIE,periodic transfer not compelete Interrupt enable(Host" "0,1"
|
|
bitfld.long 0x18 20. "ISOINCIE,isochronous IN transfer not complete" "0,1"
|
|
bitfld.long 0x18 19. "OEPIE,OUT endpoints interrupt enable" "0,1"
|
|
bitfld.long 0x18 18. "IEPIE,IN endpoints interrupt enable" "0,1"
|
|
bitfld.long 0x18 15. "EOPFIE,End of periodic frame interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x18 14. "ISOOPDIE,Isochronous OUT packet dropped interrupt enable" "0,1"
|
|
bitfld.long 0x18 13. "ENUMFIE,Enumeration finish enable" "0,1"
|
|
bitfld.long 0x18 12. "RSTIE,USB reset interrupt enable" "0,1"
|
|
bitfld.long 0x18 11. "SPIE,USB suspend interrupt enable" "0,1"
|
|
bitfld.long 0x18 10. "ESPIE,Early suspend interrupt enable" "0,1"
|
|
bitfld.long 0x18 7. "GONAKIE,Global OUT NAK effective interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x18 6. "GNPINAKIE,Global non-periodic IN NAK interrupt enable" "0,1"
|
|
bitfld.long 0x18 5. "NPTXFEIE,Non-periodic TxFIFO empty" "0,1"
|
|
bitfld.long 0x18 4. "RXFNEIE,Receive FIFO non-empty" "0,1"
|
|
bitfld.long 0x18 3. "SOFIE,Start of frame interrupt enable" "0,1"
|
|
bitfld.long 0x18 2. "OTGIE,OTG interrupt enable" "0,1"
|
|
bitfld.long 0x18 1. "MFIE,Mode fault interrupt" "0,1"
|
|
rgroup.long 0x1C++0x3
|
|
line.long 0x0 "GRSTATR_Device,Global Receive status read(Device"
|
|
hexmask.long.byte 0x0 17.--20. 1. "RPCKST,Recieve packet status"
|
|
bitfld.long 0x0 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x0 0.--3. 1. "EPNUM,Endpoint number"
|
|
rgroup.long 0x1C++0x7
|
|
line.long 0x0 "GRSTATR_Host,Global Receive status debug read(Host"
|
|
hexmask.long.byte 0x0 17.--20. 1. "RPCKST,Reivece packet status"
|
|
bitfld.long 0x0 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x0 0.--3. 1. "CNUM,Channel number"
|
|
line.long 0x4 "GRSTATP_Device,Global Receive status pop(Device"
|
|
hexmask.long.byte 0x4 17.--20. 1. "RPCKST,Recieve packet status"
|
|
bitfld.long 0x4 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x4 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x4 0.--3. 1. "EPNUM,Endpoint number"
|
|
rgroup.long 0x20++0x3
|
|
line.long 0x0 "GRSTATP_Host,Global Receive status debug pop(Host"
|
|
hexmask.long.byte 0x0 17.--20. 1. "RPCKST,Reivece packet status"
|
|
bitfld.long 0x0 15.--16. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 4.--14. 1. "BCOUNT,Byte count"
|
|
hexmask.long.byte 0x0 0.--3. 1. "CNUM,Channel number"
|
|
group.long 0x24++0x7
|
|
line.long 0x0 "GRFLEN,Global Receive FIFO size register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RXFD,Rx FIFO depth"
|
|
line.long 0x4 "HNPTFLEN,Host non-periodic transmit FIFO size"
|
|
hexmask.long.word 0x4 16.--31. 1. "HNPTXFD,host non-periodic TxFIFO depth"
|
|
hexmask.long.word 0x4 0.--15. 1. "HNPTXRSAR,host non-periodic transmit Tx RAM start"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "DIEP0TFLEN,Device IN endpoint 0 transmit FIFO length"
|
|
hexmask.long.word 0x0 16.--31. 1. "IEP0TXRSAR,in endpoint 0 Tx RAM start address"
|
|
hexmask.long.word 0x0 0.--15. 1. "IEP0TXFD,in endpoint 0 Tx FIFO depth"
|
|
rgroup.long 0x2C++0x3
|
|
line.long 0x0 "HNPTFQSTAT,Host non-periodic transmit FIFO/queue"
|
|
hexmask.long.byte 0x0 24.--30. 1. "NPTXRQTOP,Top entry of the non-periodic Tx request queue"
|
|
hexmask.long.byte 0x0 16.--23. 1. "NPTXRQS,Non-periodic transmit request queue"
|
|
hexmask.long.word 0x0 0.--15. 1. "NPTXFS,Non-periodic TxFIFO space"
|
|
group.long 0x38++0x7
|
|
line.long 0x0 "GCCFG,Global core configuration register"
|
|
bitfld.long 0x0 21. "VBUSIG,VBUS ignored" "0,1"
|
|
bitfld.long 0x0 20. "SOFOEN,SOF output enable" "0,1"
|
|
bitfld.long 0x0 19. "VBUSBCEN,The VBUS B-device Comparer enable" "0,1"
|
|
bitfld.long 0x0 18. "VBUSACEN,The VBUS A-device Comparer enable" "0,1"
|
|
bitfld.long 0x0 16. "PWRON,Power on" "0,1"
|
|
line.long 0x4 "CID,core ID register"
|
|
hexmask.long 0x4 0.--31. 1. "CID,Core ID"
|
|
group.long 0x100++0x17
|
|
line.long 0x0 "HPTFLEN,Host periodic transmit FIFO size"
|
|
hexmask.long.word 0x0 16.--31. 1. "HPTXFD,Host periodic TxFIFO depth"
|
|
hexmask.long.word 0x0 0.--15. 1. "HPTXFSAR,Host periodic TxFIFO start"
|
|
line.long 0x4 "DIEP1TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0x4 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0x4 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO transmit RAM start"
|
|
line.long 0x8 "DIEP2TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0x8 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0x8 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO transmit RAM start"
|
|
line.long 0xC "DIEP3TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0xC 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0xC 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO transmit RAM start"
|
|
line.long 0x10 "DIEP4TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0x10 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0x10 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO transmit RAM start"
|
|
line.long 0x14 "DIEP5TFLEN,device IN endpoint transmit FIFO size"
|
|
hexmask.long.word 0x14 16.--31. 1. "IEPTXFD,IN endpoint TxFIFO depth"
|
|
hexmask.long.word 0x14 0.--15. 1. "IEPTXRSAR,IN endpoint FIFO4 transmit RAM start"
|
|
tree.end
|
|
tree "HS_HOST"
|
|
base ad:0x40040400
|
|
group.long 0x0++0x7
|
|
line.long 0x0 "HCTL,host control register"
|
|
bitfld.long 0x0 2. "SPDFSLS,Speed limited to FS and LS" "0,1"
|
|
line.long 0x4 "HFT,Host frame interval"
|
|
hexmask.long.word 0x4 0.--15. 1. "FRI,Frame interval"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "HFINFR,host frame number/frame time"
|
|
hexmask.long.word 0x0 16.--31. 1. "FRT,Frame remaining time"
|
|
hexmask.long.word 0x0 0.--15. 1. "FRNUM,Frame number"
|
|
rgroup.long 0x10++0x7
|
|
line.long 0x0 "HPTFQSTAT,Host periodic transmit FIFO/queue"
|
|
hexmask.long.byte 0x0 24.--31. 1. "PTXREQT,Top of the periodic transmit request"
|
|
hexmask.long.byte 0x0 16.--23. 1. "PTXREQS,Periodic Tx request queue space"
|
|
hexmask.long.word 0x0 0.--15. 1. "PTXFS,Periodic transmit data FIFO space"
|
|
line.long 0x4 "HACHINT,Host all channels interrupt"
|
|
hexmask.long.word 0x4 0.--11. 1. "HACHINT,Host all channel interrupts"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "HACHINTEN,host all channels interrupt mask"
|
|
hexmask.long.word 0x0 0.--11. 1. "CINTEN,Channel interrupt enable"
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "HPCS,host port control and status register"
|
|
rbitfld.long 0x0 17.--18. "PS,Port speed" "0,1,2,3"
|
|
hexmask.long.byte 0x0 13.--16. 1. "PTEST,Port Test control"
|
|
bitfld.long 0x0 12. "PP,Port power" "0,1"
|
|
rbitfld.long 0x0 10.--11. "PLST,Port line status" "0,1,2,3"
|
|
bitfld.long 0x0 8. "PRST,Port reset" "0,1"
|
|
bitfld.long 0x0 7. "PSP,Port suspend" "0,1"
|
|
bitfld.long 0x0 6. "PREM,Port resume" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "PEDC,Port enable/disable change" "0,1"
|
|
bitfld.long 0x0 2. "PE,Port enable" "0,1"
|
|
bitfld.long 0x0 1. "PCD,Port connect detected" "0,1"
|
|
rbitfld.long 0x0 0. "PCST,Port connect status" "0,1"
|
|
group.long 0x100++0x3
|
|
line.long 0x0 "HCH0CTL,host channel-0 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x120++0x3
|
|
line.long 0x0 "HCH1CTL,host channel-1 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x140++0x3
|
|
line.long 0x0 "HCH2CTL,host channel-2 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x160++0x3
|
|
line.long 0x0 "HCH3CTL,host channel-3 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x180++0x3
|
|
line.long 0x0 "HCH4CTL,host channel-4 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x1A0++0x3
|
|
line.long 0x0 "HCH5CTL,host channel-5 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x1C0++0x3
|
|
line.long 0x0 "HCH6CTL,host channel-6 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x1E0++0x3
|
|
line.long 0x0 "HCH7CTL,host channel-7 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x200++0x3
|
|
line.long 0x0 "HCH8CTL,host channel-8 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x220++0x3
|
|
line.long 0x0 "HCH9CTL,host channel-9 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x240++0x3
|
|
line.long 0x0 "HCH10CTL,host channel-10 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x260++0x3
|
|
line.long 0x0 "HCH11CTL,host channel-11 control"
|
|
bitfld.long 0x0 31. "CEN,Channel enable" "0,1"
|
|
bitfld.long 0x0 30. "CDIS,Channel disable" "0,1"
|
|
bitfld.long 0x0 29. "ODDFRM,Odd frame" "0,1"
|
|
hexmask.long.byte 0x0 22.--28. 1. "DAR,Device address"
|
|
bitfld.long 0x0 20.--21. "MPC,Multiple packet count" "0,1,2,3"
|
|
bitfld.long 0x0 18.--19. "EPTYPE,Endpoint type" "0,1,2,3"
|
|
bitfld.long 0x0 17. "LSD,Low-speed device" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "EPDIR,Endpoint direction" "0,1"
|
|
hexmask.long.byte 0x0 11.--14. 1. "EPNUM,Endpoint number"
|
|
hexmask.long.word 0x0 0.--10. 1. "MPL,Maximum packet size"
|
|
group.long 0x104++0x3
|
|
line.long 0x0 "HCH0STCTL,host channel-0 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x124++0x3
|
|
line.long 0x0 "HCH1STCTL,host channel-1 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x144++0x3
|
|
line.long 0x0 "HCH2STCTL,host channel-2 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x164++0x3
|
|
line.long 0x0 "HCH3STCTL,host channel-3 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x184++0x3
|
|
line.long 0x0 "HCH4STCTL,host channel-4 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x1A4++0x3
|
|
line.long 0x0 "HCH5STCTL,host channel-5 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x1C4++0x3
|
|
line.long 0x0 "HCH6STCTL,host channel-6 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x1E4++0x3
|
|
line.long 0x0 "HCH7STCTL,host channel-7 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x204++0x3
|
|
line.long 0x0 "HCH8STCTL,host channel-8 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x224++0x3
|
|
line.long 0x0 "HCH9STCTL,host channel-9 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x244++0x3
|
|
line.long 0x0 "HCH10STCTL,host channel-10 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x264++0x3
|
|
line.long 0x0 "HCH11STCTL,host channel-11 split transaction control register"
|
|
bitfld.long 0x0 31. "SPLEN,Enable high speed split transaction" "0,1"
|
|
bitfld.long 0x0 16. "CSPLT,Complete split enable" "0,1"
|
|
bitfld.long 0x0 14.--15. "ISOPCE,Isochronous OUT payload continuation encoding" "0,1,2,3"
|
|
hexmask.long.byte 0x0 7.--13. 1. "HADDR,HUB address"
|
|
hexmask.long.byte 0x0 0.--6. 1. "PADDR,Port address"
|
|
group.long 0x108++0x3
|
|
line.long 0x0 "HCH0INTF,host channel-0 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x128++0x3
|
|
line.long 0x0 "HCH1INTF,host channel-1 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x148++0x3
|
|
line.long 0x0 "HCH2INTF,host channel-2 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x168++0x3
|
|
line.long 0x0 "HCH3INTF,host channel-3 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x188++0x3
|
|
line.long 0x0 "HCH4INTF,host channel-4 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x1A8++0x3
|
|
line.long 0x0 "HCH5INTF,host channel-5 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x1C8++0x3
|
|
line.long 0x0 "HCH6INTF,host channel-6 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x1E8++0x3
|
|
line.long 0x0 "HCH7INTF,host channel-7 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x208++0x3
|
|
line.long 0x0 "HCH8INTF,host channel-8 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x228++0x3
|
|
line.long 0x0 "HCH9INTF,host channel-9 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x248++0x3
|
|
line.long 0x0 "HCH10INTF,host channel-10 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x268++0x3
|
|
line.long 0x0 "HCH11INTF,host channel-11 interrupt flag register"
|
|
bitfld.long 0x0 10. "DTER,Data toggle error" "0,1"
|
|
bitfld.long 0x0 9. "REQOVR,Request queue overrun" "0,1"
|
|
bitfld.long 0x0 8. "BBER,Babble error" "0,1"
|
|
bitfld.long 0x0 7. "USBER,USB bus error" "0,1"
|
|
bitfld.long 0x0 6. "NYET,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACK,ACK response received/transmitted" "0,1"
|
|
bitfld.long 0x0 4. "NAK,NAK response received" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALL,STALL response received" "0,1"
|
|
bitfld.long 0x0 2. "DMAER,DMA Error" "0,1"
|
|
bitfld.long 0x0 1. "CH,Channel halted" "0,1"
|
|
bitfld.long 0x0 0. "TF,Transfer completed" "0,1"
|
|
group.long 0x10C++0x3
|
|
line.long 0x0 "HCH0INTEN,host channel-0 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x12C++0x3
|
|
line.long 0x0 "HCH1INTEN,host channel-1 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x14C++0x3
|
|
line.long 0x0 "HCH2INTEN,host channel-2 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x16C++0x3
|
|
line.long 0x0 "HCH3INTEN,host channel-3 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x18C++0x3
|
|
line.long 0x0 "HCH4INTEN,host channel-4 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x1AC++0x3
|
|
line.long 0x0 "HCH5INTEN,host channel-5 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x1CC++0x3
|
|
line.long 0x0 "HCH6INTEN,host channel-6 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x1EC++0x3
|
|
line.long 0x0 "HCH7INTEN,host channel-7 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x20C++0x3
|
|
line.long 0x0 "HCH8INTEN,host channel-8 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x22C++0x3
|
|
line.long 0x0 "HCH9INTEN,host channel-9 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x24C++0x3
|
|
line.long 0x0 "HCH10INTEN,host channel-10 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x26C++0x3
|
|
line.long 0x0 "HCH11INTEN,host channel-11 interrupt enable register"
|
|
bitfld.long 0x0 10. "DTERIE,Data toggle error interrupt enable" "0,1"
|
|
bitfld.long 0x0 9. "REQOVRIE,request queue overrun interrupt enable" "0,1"
|
|
bitfld.long 0x0 8. "BBERIE,Babble error interrupt enable" "0,1"
|
|
bitfld.long 0x0 7. "USBERIE,USB bus error interrupt enable" "0,1"
|
|
bitfld.long 0x0 6. "NYETIE,NYET" "0,1"
|
|
bitfld.long 0x0 5. "ACKIE,ACK interrupt enable" "0,1"
|
|
bitfld.long 0x0 4. "NAKIE,NAK interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "STALLIE,STALL interrupt enable" "0,1"
|
|
bitfld.long 0x0 2. "DMAERIE,DMA error interrupt enable" "0,1"
|
|
bitfld.long 0x0 1. "CHIE,Channel halted interrupt enable" "0,1"
|
|
bitfld.long 0x0 0. "TFIE,Transfer finished interrupt enable" "0,1"
|
|
group.long 0x110++0x3
|
|
line.long 0x0 "HCH0LEN,host channel-0 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x130++0x3
|
|
line.long 0x0 "HCH1LEN,host channel-1 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x150++0x3
|
|
line.long 0x0 "HCH2LEN,host channel-2 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x170++0x3
|
|
line.long 0x0 "HCH3LEN,host channel-3 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x190++0x3
|
|
line.long 0x0 "HCH4LEN,host channel-4 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1B0++0x3
|
|
line.long 0x0 "HCH5LEN,host channel-5 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1D0++0x3
|
|
line.long 0x0 "HCH6LEN,host channel-6 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x1F0++0x3
|
|
line.long 0x0 "HCH7LEN,host channel-7 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x210++0x3
|
|
line.long 0x0 "HCH8LEN,host channel-8 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x230++0x3
|
|
line.long 0x0 "HCH9LEN,host channel-9 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x250++0x3
|
|
line.long 0x0 "HCH10LEN,host channel-10 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x270++0x3
|
|
line.long 0x0 "HCH11LEN,host channel-11 transfer length"
|
|
bitfld.long 0x0 31. "PING,Ping token request" "0,1"
|
|
bitfld.long 0x0 29.--30. "DPID,Data PID" "0,1,2,3"
|
|
hexmask.long.word 0x0 19.--28. 1. "PCNT,Packet count"
|
|
hexmask.long.tbyte 0x0 0.--18. 1. "TLEN,Transfer length"
|
|
group.long 0x114++0x3
|
|
line.long 0x0 "HCH0DMAADDR,host channel-0 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x134++0x3
|
|
line.long 0x0 "HCH1DMAADDR,host channel-1 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x154++0x3
|
|
line.long 0x0 "HCH2DMAADDR,host channel-2 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x174++0x3
|
|
line.long 0x0 "HCH3DMAADDR,host channel-3 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x194++0x3
|
|
line.long 0x0 "HCH4DMAADDR,host channel-4 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x1B4++0x3
|
|
line.long 0x0 "HCH5DMAADDR,host channel-5 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x1D4++0x3
|
|
line.long 0x0 "HCH6DMAADDR,host channel-6 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x1F4++0x3
|
|
line.long 0x0 "HCH7DMAADDR,host channel-7 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x214++0x3
|
|
line.long 0x0 "HCH8DMAADDR,host channel-8 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x234++0x3
|
|
line.long 0x0 "HCH9DMAADDR,host channel-9 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x254++0x3
|
|
line.long 0x0 "HCH10DMAADDR,host channel-10 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
group.long 0x274++0x3
|
|
line.long 0x0 "HCH11DMAADDR,host channel-11 DMA address"
|
|
hexmask.long 0x0 0.--31. 1. "DMAADDR,DMA address"
|
|
tree.end
|
|
tree "HS_PWRCLK"
|
|
base ad:0x40040E00
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "PWRCLKCTL,power and clock gating control"
|
|
bitfld.long 0x0 1. "SHCLK,Stop HCLK" "0,1"
|
|
bitfld.long 0x0 0. "SUCLK,Stop the USB clock" "0,1"
|
|
tree.end
|
|
tree.end
|
|
tree "WWDGT (Window Watchdog Timer)"
|
|
base ad:0x40002C00
|
|
group.long 0x0++0xB
|
|
line.long 0x0 "CTL,Control register"
|
|
bitfld.long 0x0 7. "WDGTEN,Start the window watchdog timer" "0,1"
|
|
hexmask.long.byte 0x0 0.--6. 1. "CNT,The value of the watchdog timer counter"
|
|
line.long 0x4 "CFG,Configuration register"
|
|
bitfld.long 0x4 10.--12. "PSC,High bit value of prescaler" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x4 9. "EWIE,Early wakeup interrupt enable" "0,1"
|
|
bitfld.long 0x4 7.--8. "PSC_0_1,Low bit value of prescaler" "0,1,2,3"
|
|
hexmask.long.byte 0x4 0.--6. 1. "WIN,The Window value"
|
|
line.long 0x8 "STAT,Status register"
|
|
bitfld.long 0x8 0. "EWIF,Early wakeup interrupt flag" "0,1"
|
|
tree.end
|
|
AUTOINDENT.OFF
|