94592 lines
6.9 MiB
94592 lines
6.9 MiB
; --------------------------------------------------------------------------------
|
|
; @Title: IMXRT117x On-Chip Peripherals
|
|
; @Props: Released
|
|
; @Author: DPR, KWI, ADR, KRZ
|
|
; @Changelog: 2019-10-30 DPR
|
|
; 2020-04-14 KWI
|
|
; 2020-11-26 KWI
|
|
; 2021-03-02 KWI
|
|
; 2022-01-27 ADR
|
|
; 2022-12-01 KRZ
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Doc: SVD generated (SVD2PER 1.8.6), based on:
|
|
; MIMXRT1176_cm7.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1176_cm4.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1175_cm7.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1175_cm4.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1173_cm7.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1173_cm4.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1172.svd (Ver. 1.0, 2022-09-28),
|
|
; MIMXRT1171.svd (Ver. 1.0, 2022-09-28)
|
|
; @Core: Cortex-M7F, Cortex-M4F
|
|
; @Chip: IMXRT1171, IMXRT1172, IMXRT1173-CM4, IMXRT1173-CM7,
|
|
; IMXRT1175-CM4, IMXRT1175-CM7, IMXRT1176-CM4, IMXRT1176-CM7
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: perimxrt117x.per 16122 2023-05-15 14:03:59Z pegold $
|
|
|
|
MENCONFIG 3
|
|
sif (CORENAME()=="CORTEXM7F")
|
|
tree.close "Core Registers (Cortex-M7F)"
|
|
AUTOINDENT.PUSH
|
|
AUTOINDENT.OFF
|
|
tree "System Control"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 12.
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ACTLR,Auxiliary Control Register"
|
|
bitfld.long 0x00 28. " DISFPUISSOPT ,DISFPUISSOPT" "No,Yes"
|
|
bitfld.long 0x00 27. " DISCRITAXIRUW ,Disables critical AXI read-under-write" "No,Yes"
|
|
bitfld.long 0x00 26. " DISDYNADD ,Disables dynamic allocation of ADD and SUB instructions" "No,Yes"
|
|
textline " "
|
|
bitfld.long 0x00 21.--25. " DISISSCH1 ,DISISSCH1" "Normal,Not issued in ch1,,,,,,,,,,,,,,,,,,,,Direct branches,Indirect branches,Loaded to PC,Integer MAC and MUL,VFP,?..."
|
|
bitfld.long 0x00 16.--20. " DISDI ,DISDI" "Normal,ch1,,,,,,,,,,,,,,,Direct branches,Indirect branches,Loaded to PC,Integer MAC and MUL,VFP,?..."
|
|
bitfld.long 0x00 15. " DISCRITAXIRUR ,Disables critical AXI read-under-read" "No,Yes"
|
|
textline " "
|
|
bitfld.long 0x00 14. " DISBTACALLOC ,DISBTACALLOC" "No,Yes"
|
|
bitfld.long 0x00 13. " DISBTACREAD ,DISBTACREAD" "No,Yes"
|
|
bitfld.long 0x00 12. " DISITMATBFLUSH ,Disables ITM and DWT ATB flush" "No,Yes"
|
|
textline " "
|
|
bitfld.long 0x00 11. " DISRAMODE ,Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions" "No,Yes"
|
|
bitfld.long 0x00 10. " FPEXCODIS ,Disables FPU exception outputs" "No,Yes"
|
|
bitfld.long 0x00 2. " DISFOLD ,Disables dual-issue functionality" "No,Yes"
|
|
textline ""
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SYST_CSR,SysTick Control and Status Register"
|
|
rbitfld.long 0x00 16. " COUNTFLAG ,Counter Flag" "Not counted,Counted"
|
|
bitfld.long 0x00 2. " CLKSOURCE ,SysTick clock source" "External,Core"
|
|
bitfld.long 0x00 1. " TICKINT ,SysTick Handler" "No SysTick,SysTick"
|
|
textline " "
|
|
bitfld.long 0x00 0. " ENABLE ,Counter Enable" "Disabled,Enabled"
|
|
group.long 0x14++0x07
|
|
line.long 0x00 "SYST_RVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " RELOAD ,The value to load into the SYST_CVR when the counter reaches 0"
|
|
line.long 0x04 "SYST_CVR,SysTick Current Value Register"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SYST_CALIB,SysTick Calibration value Register"
|
|
bitfld.long 0x00 31. " NOREF ,Indicates whether the implementation defined reference clock is implemented" "Implemented,Not implemented"
|
|
bitfld.long 0x00 30. " SKEW ,Indicates whether the 10ms calibration value is exact" "Exact,Inexact"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " TENMS ,Holds a reload value to be used for 10ms (100Hz) timing"
|
|
rgroup.long 0xD00++0x03
|
|
line.long 0x00 "CPUID,CPUID Base Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " IMPLEMENTER ,Indicates implementer"
|
|
bitfld.long 0x00 20.--23. " VARIANT ,Indicates processor revision" "Revision 0,Revision 1,?..."
|
|
bitfld.long 0x00 16.--19. " ARCHITECTURE ,Architecture" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
hexmask.long.word 0x00 4.--15. 1. " PARTNO ,Indicates part number"
|
|
bitfld.long 0x00 0.--3. " REVISION ,Indicates patch release" "Patch 0,Patch 1,Patch 2,?..."
|
|
group.long 0xD04++0x23
|
|
line.long 0x00 "ICSR,Interrupt Control and State Register"
|
|
bitfld.long 0x00 31. " NMIPENDSET ,On writes, makes the NMI exception active. On reads, indicates the state of the exception" "Inactive,Active"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x00 27. " PENDSVSET ,On writes, sets the PendSV exception as pending. On reads, indicates the current state of the exception" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x00 25. " PENDSTSET ,On writes, sets the SysTick exception as pending. On reads, indicates the current state of the exception" "Not pending,Pending"
|
|
textline " "
|
|
rbitfld.long 0x00 23. " ISRPREEMPT ,Indicates whether a pending exception will be serviced on exit from debug halt state" "Disabled,Enabled"
|
|
rbitfld.long 0x00 22. " ISRPENDING ,Indicates whether an external interrupt, generated by the NVIC, is pending" "Not pending,Pending"
|
|
hexmask.long.word 0x00 12.--20. 1. " VECTPENDING ,The exception number of the highest priority pending and enabled interrupt"
|
|
textline " "
|
|
rbitfld.long 0x00 11. " RETTOBASE ,Indicates whether there is an active exception other than the exception indicated by the current value of the IPSR" "Present,Absent"
|
|
hexmask.long.word 0x00 0.--8. 1. " VECTACTIVE ,The exception number of the current executing exception"
|
|
line.long 0x04 "VTOR,Vector Table Offset Register"
|
|
hexmask.long 0x04 7.--31. 0x80 " TBLOFF ,Bits[31:7] of the vector table address"
|
|
line.long 0x08 "AIRCR,Application Interrupt and Reset Control Register"
|
|
hexmask.long.word 0x08 16.--31. 1. " VECTKEYSTAT ,Vector Key"
|
|
rbitfld.long 0x08 15. " ENDIANNESS ,Indicates the memory system endianness" "Little endian,Big endian"
|
|
bitfld.long 0x08 8.--10. " PRIGROUP ,Priority grouping. Group priority field bits/Subpriority field bits" "[7:1]/[0],[7:2]/[1:0],[7:3]/[2:0],[7:4]/[3:0],[7:5]/[4:0],[7:6]/[5:0],[7]/[6:0],-/[7:0]"
|
|
textline " "
|
|
bitfld.long 0x08 2. " SYSRESETREQ ,System Reset Request" "Not requested,Requested"
|
|
bitfld.long 0x08 1. " VECTCLRACTIVE ,Writing 1 to this bit clears all active state information for fixed and configurable exceptions" "No effect,Clear"
|
|
bitfld.long 0x08 0. " VECTRESET ,Writing 1 to this bit causes a local system reset" "No effect,Reset"
|
|
line.long 0x0C "SCR,System Control Register"
|
|
bitfld.long 0x0C 4. " SEVONPEND ,Determines whether an interrupt transition from inactive state to pending state is a wakeup event" "Not wakeup,Wakeup"
|
|
bitfld.long 0x0C 2. " SLEEPDEEP ,Provides a qualifying hint indicating that waking from sleep might take longer" "Not deep sleep,Deep sleep"
|
|
bitfld.long 0x0C 1. " SLEEPONEXIT ,Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state" "Disabled,Enabled"
|
|
line.long 0x10 "CCR,Configuration and Control Register"
|
|
bitfld.long 0x10 18. " BP ,Branch prediction enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x10 17. " IC ,Instruction cache enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x10 16. " DC ,Cache enable bit" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 9. " STKALIGN ,Determines whether the exception entry sequence guarantees 8-byte stack frame alignment, adjusting the SP if necessary before saving state" "4-byte/no adjustment,8-byte/adjustment"
|
|
bitfld.long 0x10 8. " BFHFNMIGN ,Determines the effect of precise data access faults on handlers running at priority -1 or priority -2" "Lockup,Ignored"
|
|
bitfld.long 0x10 4. " DIV_0_TRP ,Controls the trap on divide by 0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 3. " UNALIGN_TRP ,Controls the trapping of unaligned word or halfword accesses" "Disabled,Enabled"
|
|
bitfld.long 0x10 1. " USERSETMPEND ,Controls whether unprivileged software can access the STIR" "Disabled,Enabled"
|
|
bitfld.long 0x10 0. " NONBASETHRDENA ,Controls whether the processor can enter Thread mode at an execution priority level other than base level" "Disabled,Enabled"
|
|
line.long 0x14 "SHPR1,SSystem Handler Priority Register 1"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_7 ,Priority of System Handler 7"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_6 ,Priority of system handler 6(UsageFault)"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_5 ,Priority of system handler 5(BusFault)"
|
|
textline " "
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_4 ,Priority of system handler 4(MemManage)"
|
|
line.long 0x18 "SHPR2,System Handler Priority Register 2"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_11 ,Priority of system handler 11(SVCall)"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_10 ,Priority of System Handler 10"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_9 ,Priority of System Handler 9"
|
|
textline " "
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_8 ,Priority of System Handler 8"
|
|
line.long 0x1C "SHPR3,System Handler Priority Register 3"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_15 ,Priority of System Handler 15(SysTick)"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_14 ,Priority of System Handler 14(PendSV)"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_13 ,Priority of System Handler 13"
|
|
textline " "
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_12 ,Priority of System Handler 12(DebugMonitor)"
|
|
line.long 0x20 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x20 18. " USGFAULTENA ,UsageFault" "Disabled,Enabled"
|
|
bitfld.long 0x20 17. " BUSFAULTENA ,BusFault" "Disabled,Enabled"
|
|
bitfld.long 0x20 16. " MEMFAULTENA ,MemManage" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x20 15. " SVCALLPENDED ,SVCall status" "Not pending,Pending"
|
|
bitfld.long 0x20 14. " BUSFAULTPENDED ,BusFault status" "Not pending,Pending"
|
|
bitfld.long 0x20 13. " MEMFAULTPENDED ,MemManage status" "Not pending,Pending"
|
|
textline " "
|
|
bitfld.long 0x20 12. " USGFAULTPENDED ,UsageFault status" "Not pending,Pending"
|
|
bitfld.long 0x20 11. " SYSTICKACT ,SysTick status" "Not active,Active"
|
|
bitfld.long 0x20 10. " PENDSVACT ,PendSV status" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 8. " MONITORACT ,Monitor status" "Not active,Active"
|
|
bitfld.long 0x20 7. " SVCALLACT ,SVCall status" "Not active,Active"
|
|
bitfld.long 0x20 3. " USGFAULTACT ,UsageFault status" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 1. " BUSFAULTACT ,BusFault status" "Not active,Active"
|
|
bitfld.long 0x20 0. " MEMFAULTACT ,MemManage status" "Not active,Active"
|
|
group.byte 0xD28++0x1
|
|
line.byte 0x00 "MMFSR,MemManage Status Register"
|
|
bitfld.byte 0x00 7. " MMARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x00 5. " MLSPERR ,A MemManage fault occurred during FP lazy state preservation" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 4. " MSTKERR ,tacking Access Violations" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x00 3. " MUNSTKERR ,Unstack Access Violations" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " DACCVIOL ,Data Access Violation" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " IACCVIOL ,Instruction Access Violation" "Not occurred,Occurred"
|
|
line.byte 0x01 "BFSR,Bus Fault Status Register"
|
|
bitfld.byte 0x01 7. " BFARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x01 5. " LSPERR ,A bus fault occurred during FP lazy state preservation" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 4. " STKERR ,Derived bus fault(exception entry)" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x01 3. " UNSTKERR ,Derived bus fault(exception return)" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 2. " IMPRECISERR ,Imprecise data access error" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 1. " PRECISERR ,Precise data access error" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x01 0. " IBUSERR ,Bus fault on an instruction prefetch" "Not occurred,Occurred"
|
|
group.word 0xD2A++0x1
|
|
line.word 0x00 "USAFAULT,Usage Fault Status Register"
|
|
bitfld.word 0x00 9. " DIVBYZERO ,Divide by zero error" "No error,Error"
|
|
bitfld.word 0x00 8. " UNALIGNED ,Unaligned access error" "No error,Error"
|
|
bitfld.word 0x00 3. " NOCP ,A coprocessor access error" "No error,Error"
|
|
textline " "
|
|
bitfld.word 0x00 2. " INVPC ,An integrity check error" "No error,Error"
|
|
bitfld.word 0x00 1. " INVSTATE ,Invalid Combination of EPSR and Instruction" "No error,Error"
|
|
bitfld.word 0x00 0. " UNDEFINSTR ,Undefined instruction error" "No error,Error"
|
|
group.long 0xD2C++0x13
|
|
line.long 0x00 "HFSR,HardFault Status Register"
|
|
eventfld.long 0x00 31. " DEBUGEVT ,Indicates when a Debug event has occurred" "Not occurred,Occurred"
|
|
eventfld.long 0x00 30. " FORCED ,Indicates that a fault with configurable priority has been escalated to a HardFault exception" "Not occurred,Occurred"
|
|
eventfld.long 0x00 1. " VECTTBL ,Indicates when a fault has occurred because of a vector table read error on exception processing" "Not occurred,Occurred"
|
|
line.long 0x04 "DFSR,Debug Fault Status Register"
|
|
eventfld.long 0x04 4. " EXTERNAL ,Indicates a debug event generated because of the assertion of an external debug request" "Not occurred,Occurred"
|
|
eventfld.long 0x04 3. " VCATCH ,Indicates triggering of a Vector catch" "Not occurred,Occurred"
|
|
eventfld.long 0x04 2. " DWTTRAP ,Indicates a debug event generated by the DWT" "Not occurred,Occurred"
|
|
textline " "
|
|
eventfld.long 0x04 1. " BKPT ,Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB" "Not occurred,Occurred"
|
|
eventfld.long 0x04 0. " HALTED ,Indicates a debug event generated by a C_HALT or C_STEP request or a step request triggered by setting DEMCR.MON_STEP to 1" "Not occurred,Occurred"
|
|
line.long 0x08 "MMFAR,MemManage Fault Address Register"
|
|
line.long 0x0C "BFAR,BusFault Address Register"
|
|
line.long 0x10 "AFSR,Auxiliary Fault Status Register"
|
|
group.long 0xD88++0x03
|
|
line.long 0x00 "CPACR,Coprocessor Access Control Register"
|
|
bitfld.long 0x00 22.--23. " CP11 ,Access privileges for coprocessor 11" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 20.--21. " CP10 ,Access privileges for coprocessor 10" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 14.--15. " CP7 ,Access privileges for coprocessor 7" "Denied,Privileged,,Full"
|
|
textline " "
|
|
bitfld.long 0x00 12.--13. " CP6 ,Access privileges for coprocessor 6" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 10.--11. " CP5 ,Access privileges for coprocessor 5" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 8.--9. " CP4 ,Access privileges for coprocessor 4" "Denied,Privileged,,Full"
|
|
textline " "
|
|
bitfld.long 0x00 6.--7. " CP3 ,Access privileges for coprocessor 3" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 4.--5. " CP2 ,Access privileges for coprocessor 2" "Denied,Privileged,,Full"
|
|
bitfld.long 0x00 2.--3. " CP1 ,Access privileges for coprocessor 1" "Denied,Privileged,,Full"
|
|
textline " "
|
|
bitfld.long 0x00 0.--1. " CP0 ,Access privileges for coprocessor 0" "Denied,Privileged,,Full"
|
|
wgroup.long 0xF00++0x03
|
|
line.long 0x00 "STIR,Software Triggered Interrupt Register"
|
|
hexmask.long.word 0x00 0.--8. 1. " INTID ,Indicates the interrupt to be triggered"
|
|
tree "Memory System"
|
|
width 10.
|
|
rgroup.long 0xD78++0x0B
|
|
line.long 0x00 "CLIDR,Cache Level ID Register"
|
|
bitfld.long 0x00 27.--29. " LOU ,Level of Unification" "Level 1,level 2,?..."
|
|
bitfld.long 0x00 24.--26. " LOC ,Level of Coherency" "Level 1,level 2,?..."
|
|
bitfld.long 0x00 18.--20. " CL7 ,Cache type field level 7" "No cache,?..."
|
|
textline " "
|
|
bitfld.long 0x00 15.--17. " CL6 ,Cache type field level 6" "No cache,?..."
|
|
bitfld.long 0x00 12.--14. " CL5 ,Cache type field level 5" "No cache,?..."
|
|
bitfld.long 0x00 9.--11. " CL4 ,Cache type field level 4" "No cache,?..."
|
|
textline " "
|
|
bitfld.long 0x00 6.--8. " CL3 ,Cache type field level 3" "No cache,?..."
|
|
bitfld.long 0x00 3.--5. " CL2 ,Cache type field level 2" "No cache,?..."
|
|
bitfld.long 0x00 0.--2. " CL1 ,Cache type field level 1" "No cache,Instr. only,Data only,Data and Instr.,?..."
|
|
line.long 0x04 "CTR,Cache Type Register"
|
|
bitfld.long 0x04 29.--31. " FORMAT ,Indicates the implemented CTR format" ",,,,ARMv7,?..."
|
|
bitfld.long 0x04 24.--27. " CWG ,Cache Write-back Granule" "0,1,2,3,4,5,6,7,8,9,?..."
|
|
bitfld.long 0x04 20.--23. " ERG ,Exclusives Reservation Granule" "0,1,2,3,4,5,6,7,8,9,?..."
|
|
textline " "
|
|
bitfld.long 0x04 16.--19. " DMINLINE ,Log 2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x04 0.--3. " IMINLINE ,Log 2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
line.long 0x08 "CCSIDR,Cache Size ID Register"
|
|
bitfld.long 0x08 31. " WT ,Indicates support available for Write-Through" "Not supported,Supported"
|
|
bitfld.long 0x08 30. " WB ,Indicates support available for Write-Back" "Not supported,Supported"
|
|
bitfld.long 0x08 29. " RA ,Indicates support available for read allocation" "Not supported,Supported"
|
|
textline " "
|
|
bitfld.long 0x08 28. " WA ,Indicates support available for write allocation" "Not supported,Supported"
|
|
hexmask.long.word 0x08 13.--27. 1. " NUMSETS ,Indicates the number of sets as (number of sets) - 1"
|
|
hexmask.long.word 0x08 3.--12. 1. " ASSOCIATIVITY ,Indicates the number of ways as (number of ways) - 1"
|
|
textline " "
|
|
bitfld.long 0x08 0.--2. " LINESIZE ,Indicates the number of words in each cache line" "4,8,16,32,64,128,256,512"
|
|
group.long 0xD84++0x03
|
|
line.long 0x00 "CSSELR,Cache Size Selection Register"
|
|
bitfld.long 0x00 1.--3. " LEVEL ,Identifies which cache level to select" "Level 1,?..."
|
|
bitfld.long 0x00 0. " IND ,Identifies instruction or data cache to use" "Data,Instruction"
|
|
wgroup.long 0xF50++0x03
|
|
line.long 0x00 "ICIALLU,Instruction cache invalidate all to Point of Unification"
|
|
wgroup.long 0xF58++0x1F
|
|
line.long 0x00 "ICIMVAU,Instruction cache invalidate by address to PoU"
|
|
line.long 0x04 "DCIMVAC,Data cache invalidate by address to Point of Coherency (PoC)"
|
|
line.long 0x08 "DCISW,Data cache invalidate by set/way"
|
|
line.long 0x0C "DCCMVAU,Data cache by address to PoU"
|
|
line.long 0x10 "DCCMVAC,Data cache clean by address to PoC"
|
|
line.long 0x14 "DCCSW,Data cache clean by set/way"
|
|
line.long 0x18 "DCCIMVAC,Data cache clean and invalidate by address to PoC"
|
|
line.long 0x1C "DCCISW,Data cache clean and invalidate by set/way"
|
|
group.long 0xF90++0x13
|
|
line.long 0x00 "ITCMCR,Instruction Tightly-Coupled Memory Control Register"
|
|
bitfld.long 0x00 3.--6. " SZ ,TCM size" "Not implemented,,,4 KB,8 KB,16 KB,32 KB,64 KB,128 KB,256 KB,512 KB,1 MB,2 MB,4 MB,8 MB,16 MB"
|
|
bitfld.long 0x00 2. " RETEN ,Retry phase enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " RMW ,Read-Modify-Write enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0. " EN ,TCM enable" "Disabled,Enabled"
|
|
line.long 0x04 "DTCMCR,Data Tightly-Coupled Memory Control Register"
|
|
bitfld.long 0x04 3.--6. " SZ ,TCM size" "Not implemented,,,4 KB,8 KB,16 KB,32 KB,64 KB,128 KB,256 KB,512 KB,1 MB,2 MB,4 MB,8 MB,16 MB"
|
|
bitfld.long 0x04 2. " RETEN ,Retry phase enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " RMW ,Read-Modify-Write enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 0. " EN ,TCM enable" "Disabled,Enabled"
|
|
line.long 0x08 "AHBPCR,AHBP control register"
|
|
bitfld.long 0x08 1.--3. " SZ ,AHBP size" "AHBP disabled,64 MB,128 MB,256 MB,512 MB,?..."
|
|
bitfld.long 0x08 0. " EN ,AHBP enable" "Disabled,Enabled"
|
|
line.long 0x0C "CACR,L1 Cache Control Register"
|
|
bitfld.long 0x0C 2. " FORCEWT ,Enables Force Write-through in the data cache" "Disabled,Enabled"
|
|
bitfld.long 0x0C 1. " ECCDIS ,Disables ECC in the instruction and data cache" "No,Yes"
|
|
bitfld.long 0x0C 0. " SIWT ,Enables limited cache coherency usage" "Disabled,Enabled"
|
|
line.long 0x10 "AHBSCR,AHB Slave Control Register"
|
|
bitfld.long 0x10 11.--15. " INITCOUNT ,Fairness counter initialization value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
hexmask.long.word 0x10 2.--10. 1. " TPRI ,Threshold execution priority for AHBS traffic demotion"
|
|
bitfld.long 0x10 0.--1. " CTL ,AHBS prioritization control" "AHBS,Software,AHBSCR.INITCOUNT,AHBSPRI"
|
|
group.long 0xFA8++0x03
|
|
line.long 0x00 "ABFSR,Auxiliary Bus Fault Status Register"
|
|
bitfld.long 0x00 8.--9. " AXIMTYPE ,Indicates the type of fault on the AXIM interface" "OKAY,EXOKAY,SLVERR,DECERR"
|
|
bitfld.long 0x00 4. " EPPB ,Asynchronous fault on EPPB interface" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " AXIM ,Asynchronous fault on AXIM interface" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 2. " AHBP ,Asynchronous fault on AHBP interface" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " DTCM ,Asynchronous fault on DTCM interface" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " ITCM ,Asynchronous fault on ITCM interface" "Not occurred,Occurred"
|
|
group.long 0xFB0++0x03
|
|
line.long 0x00 "IEBR0,Instruction Error bank Register 0"
|
|
bitfld.long 0x00 30.--31. " UD ,User-defined" "0,1,2,3"
|
|
bitfld.long 0x00 17. " TOE ,Indicates the error type" "Correctable,Non-correctable"
|
|
bitfld.long 0x00 16. " RB ,Indicates which RAM bank to use" "Tag,Data"
|
|
textline " "
|
|
hexmask.long.word 0x00 2.--15. 0x4 " RL ,Indicates the location in instruction cache RAM"
|
|
bitfld.long 0x00 1. " LOCKED ,Indicates whether the location is locked or not locked" "Not locked,Locked"
|
|
bitfld.long 0x00 0. " VALID ,Indicates whether the entry is valid or not" "Not valid,Valid"
|
|
group.long 0xFB4++0x03
|
|
line.long 0x00 "IEBR1,Instruction Error bank Register 1"
|
|
bitfld.long 0x00 30.--31. " UD ,User-defined" "0,1,2,3"
|
|
bitfld.long 0x00 17. " TOE ,Indicates the error type" "Correctable,Non-correctable"
|
|
bitfld.long 0x00 16. " RB ,Indicates which RAM bank to use" "Tag,Data"
|
|
textline " "
|
|
hexmask.long.word 0x00 2.--15. 0x4 " RL ,Indicates the location in instruction cache RAM"
|
|
bitfld.long 0x00 1. " LOCKED ,Indicates whether the location is locked or not locked" "Not locked,Locked"
|
|
bitfld.long 0x00 0. " VALID ,Indicates whether the entry is valid or not" "Not valid,Valid"
|
|
group.long 0xFB8++0x03
|
|
line.long 0x00 "DEBR0,Data Error bank Register 0"
|
|
bitfld.long 0x00 30.--31. " UD ,User-defined" "0,1,2,3"
|
|
bitfld.long 0x00 17. " TOE ,Indicates the error type" "Correctable,Non-correctable"
|
|
bitfld.long 0x00 16. " RB ,Indicates which RAM bank to use" "Tag,Data"
|
|
textline " "
|
|
hexmask.long.word 0x00 2.--15. 0x4 " RL ,Indicates the location in instruction cache RAM"
|
|
bitfld.long 0x00 1. " LOCKED ,Indicates whether the location is locked or not locked" "Not locked,Locked"
|
|
bitfld.long 0x00 0. " VALID ,Indicates whether the entry is valid or not" "Not valid,Valid"
|
|
group.long 0xFBC++0x03
|
|
line.long 0x00 "DEBR1,Data Error bank Register 1"
|
|
bitfld.long 0x00 30.--31. " UD ,User-defined" "0,1,2,3"
|
|
bitfld.long 0x00 17. " TOE ,Indicates the error type" "Correctable,Non-correctable"
|
|
bitfld.long 0x00 16. " RB ,Indicates which RAM bank to use" "Tag,Data"
|
|
textline " "
|
|
hexmask.long.word 0x00 2.--15. 0x4 " RL ,Indicates the location in instruction cache RAM"
|
|
bitfld.long 0x00 1. " LOCKED ,Indicates whether the location is locked or not locked" "Not locked,Locked"
|
|
bitfld.long 0x00 0. " VALID ,Indicates whether the entry is valid or not" "Not valid,Valid"
|
|
tree.end
|
|
tree "Feature Registers"
|
|
width 10.
|
|
rgroup.long 0xD40++0x0B
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 4.--7. " STATE1 ,Thumb instruction set support" ",,,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " STATE0 ,ARM instruction set support" "Not supported,?..."
|
|
line.long 0x04 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x04 8.--11. " MPROF ,M profile programmers' model" ",,2-stack,?..."
|
|
line.long 0x08 "ID_DFR0,Debug Feature Register 0"
|
|
bitfld.long 0x08 20.--23. " DBGMOD ,Support for memory-mapped debug model for M profile processors" "Not supported,Supported,?..."
|
|
hgroup.long 0xD4C++0x03
|
|
hide.long 0x00 "ID_AFR0,Auxiliary Feature Register 0"
|
|
rgroup.long 0xD50++0x03
|
|
line.long 0x00 "ID_MMFR0,Memory Model Feature Register 0"
|
|
bitfld.long 0x00 20.--23. " AUXREG ,Indicates the support for Auxiliary registers" "Not supported,ACTLR only,?..."
|
|
bitfld.long 0x00 16.--19. " TCMSUP ,Indicates the support for Tightly Coupled Memory (TCM)" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 12.--15. " SHRLEV ,Indicates the number of shareability levels implemented" "Level 1,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " OUTMSHR ,Indicates the outermost shareability domain implemented" "Non-cacheable,,,,,,,,,,,,,,,Ignored"
|
|
bitfld.long 0x00 4.--7. " PMSASUP ,Indicates support for a PMSA" "Not supported,,,PMSAv7,?..."
|
|
hgroup.long 0xD54++0x03
|
|
hide.long 0x00 "ID_MMFR1,Memory Model Feature Register 1"
|
|
rgroup.long 0xD58++0x03
|
|
line.long 0x00 "ID_MMFR2,Memory Model Feature Register 2"
|
|
bitfld.long 0x00 24.--27. " WFISTALL ,Indicates the support for Wait For Interrupt (WFI) stalling" "Not supported,Supported,?..."
|
|
rgroup.long 0xD60++0x13
|
|
line.long 0x00 "ID_ISAR0,Instruction Set Attributes Register 0"
|
|
bitfld.long 0x00 24.--27. " DIVIDE ,Indicates the supported divide instructions" "Not supported,SDIV/UDIV,?..."
|
|
bitfld.long 0x00 20.--23. " DEBUG ,Indicates the supported debug instructions" "Not supported,BKPT,?..."
|
|
bitfld.long 0x00 16.--19. " COPROC ,Indicates the supported coprocessor instructions" "Not supported,CDP/LDC/MCR/STC,CDP2/LDC2/MCR2/STC2,MCRR/MRRC,MCRR2/MRRC2,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " CMPBRANCH ,Indicates the supported combined compare and branch instructions" "Not supported,CBNZ/CBZ,?..."
|
|
bitfld.long 0x00 8.--11. " BITFIELD ,Indicates the supported bitfield instructions" "Not supported,BFC/BFI/SBFX/UBFX,?..."
|
|
bitfld.long 0x00 4.--7. " BITCOUNT ,Indicates the supported bit counting instructions" "Not supported,CLZ,?..."
|
|
line.long 0x04 "ID_ISAR1,Instruction Set Attributes Register 1"
|
|
bitfld.long 0x04 24.--27. " INTERWORK ,Indicates the supported Interworking instructions" "Not supported,BX,BX/BLX,?..."
|
|
bitfld.long 0x04 20.--23. " IMMEDIATE ,Indicates the support for data-processing instructions with long immediates" "Not supported,ADDW/MOVW/MOVT/SUBW,?..."
|
|
bitfld.long 0x04 16.--19. " IFTHEN ,Indicates the supported IfThen instructions" "Not supported,IT,?..."
|
|
textline " "
|
|
bitfld.long 0x04 12.--15. " EXTEND ,Indicates the supported Extend instructions" "Not supported,Supported,Supported,?..."
|
|
line.long 0x08 "ID_ISAR2,Instruction Set Attributes Register 2"
|
|
bitfld.long 0x08 24.--27. " REVERSAL ,Indicates the supported reversal instructions" "Not supported,REV/REV16/REVSH,REV/REV16/REVSH/RBIT,?..."
|
|
bitfld.long 0x08 20.--23. " MULTU ,Indicates the supported advanced unsigned multiply instructions" "Not supported,UMULL/UMLAL,UMULL/UMLAL/UMAAL,?..."
|
|
bitfld.long 0x08 16.--19. " MULTS ,Indicates the supported advanced signed multiply instructions" "Not supported,Supported,Supported,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x08 12.--15. " MULT ,Indicates the supported additional multiply instructions" "Not supported,MLA,MLA/MLS,?..."
|
|
bitfld.long 0x08 8.--11. " MULTIACCESSINT ,Indicates the support for multi-access interruptible instructions" "Not supported,LDM/STM restartable,LDM/STM continuable,?..."
|
|
bitfld.long 0x08 4.--7. " MEMHINT ,Indicates the supported memory hint instructions" "Not supported,,,PLD/PLI,?..."
|
|
textline " "
|
|
bitfld.long 0x08 0.--3. " LOADSTORE ,Indicates the supported additional load and store instructions" "Not supported,LDRD/STRD,?..."
|
|
line.long 0x0C "ID_ISAR3,Instruction Set Attributes Register 3"
|
|
bitfld.long 0x0C 24.--27. " TRUENOP ,Indicates the support for a true NOP instruction" "Not supported,Supported,?..."
|
|
bitfld.long 0x0C 20.--23. " THUMBCOPY ,Indicates the supported non flag-setting MOV instructions" "Not supported,Supported,?..."
|
|
bitfld.long 0x0C 16.--19. " TABBRANCH ,Indicates the supported Table Branch instructions" "Not supported,TBB/TBH,?..."
|
|
textline " "
|
|
bitfld.long 0x0C 12.--15. " SYNCHPRIM ,Indicates the supported Table Branch instructions" "Not supported,Supported,Supported,Supported,?..."
|
|
bitfld.long 0x0C 8.--11. " SVC ,Indicates the supported SVC instructions" "Not supported,SVC,?..."
|
|
bitfld.long 0x0C 4.--7. " SIMD ,Indicates the supported SIMD instructions" "Not supported,Supported,,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x0C 0.--3. " SATURATE ,Indicates the supported Saturate instructions" "Not supported,QADD/QDADD/QDSUB/QSUB,?..."
|
|
line.long 0x10 "ID_ISAR4,Instruction Set Attributes Register 4"
|
|
bitfld.long 0x10 24.--27. " PSR_M ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,Supported,?..."
|
|
bitfld.long 0x10 20.--23. " SYNCHPRIMFRAC ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,Supported,Supported,Supported,?..."
|
|
bitfld.long 0x10 16.--19. " BARRIER ,Indicates the supported Barrier instructions" "Not supported,DMB/DSB/ISB,?..."
|
|
textline " "
|
|
bitfld.long 0x10 8.--11. " WRITEBACK ,Indicates the support for writeback addressing modes" "Basic support,Full support,?..."
|
|
bitfld.long 0x10 4.--7. " WITHSHIFTS ,Indicates the support for instructions with shifts" "MOV/shift,Shift LSL 0-3,,Shift other,?..."
|
|
bitfld.long 0x10 0.--3. " UNPRIV ,Indicates the supported unprivileged instructions" "Not supported,LDRBT/LDRT/STRBT/STRT,LDRBT/LDRT/STRBT/STRT/LDRHT/LDRSBT/LDRSHTSTRHT,?..."
|
|
tree.end
|
|
tree "CoreSight Identification Registers"
|
|
width 6.
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0C "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0C "CID3,Component ID3"
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Memory Protection Unit (MPU)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 15.
|
|
rgroup.long 0xD90++0x03
|
|
line.long 0x00 "MPU_TYPE,MPU Type Register"
|
|
bitfld.long 0x00 16.--23. " IREGION ,Instruction region" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 8.--15. " DREGION ,Number of regions supported by the MPU" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 0. " SEPARATE ,Indicates support for separate instruction and data address maps" "Not supported,Supported"
|
|
group.long 0xD94++0x03
|
|
line.long 0x00 "MPU_CTRL,MPU Control Register"
|
|
bitfld.long 0x00 2. " PRIVDEFENA ,Enables the default memory map as a background region for privileged access" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HFNMIENA ,Handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled" "MPU disabled,MPU enabled"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables the MPU" "Disabled,Enabled"
|
|
group.long 0xD98++0x03
|
|
line.long 0x00 "MPU_RNR,MPU Region Number Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " REGION ,Indicates the memory region accessed by MPU_RBAR and MPU_RASR"
|
|
tree.close "MPU regions"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x0
|
|
group.long 0xD9C++0x03 "Region 0"
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RASR0,MPU Region Attribute and Size Register 0"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 0 (not implemented)"
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RASR0,MPU Region Attribute and Size Register 0"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x1
|
|
group.long 0xD9C++0x03 "Region 1"
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RASR1,MPU Region Attribute and Size Register 1"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 1 (not implemented)"
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RASR1,MPU Region Attribute and Size Register 1"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x2
|
|
group.long 0xD9C++0x03 "Region 2"
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RASR2,MPU Region Attribute and Size Register 2"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 2 (not implemented)"
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RASR2,MPU Region Attribute and Size Register 2"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x3
|
|
group.long 0xD9C++0x03 "Region 3"
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RASR3,MPU Region Attribute and Size Register 3"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 3 (not implemented)"
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RASR3,MPU Region Attribute and Size Register 3"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x4
|
|
group.long 0xD9C++0x03 "Region 4"
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RASR4,MPU Region Attribute and Size Register 4"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 4 (not implemented)"
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RASR4,MPU Region Attribute and Size Register 4"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x5
|
|
group.long 0xD9C++0x03 "Region 5"
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RASR5,MPU Region Attribute and Size Register 5"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 5 (not implemented)"
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RASR5,MPU Region Attribute and Size Register 5"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x6
|
|
group.long 0xD9C++0x03 "Region 6"
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RASR6,MPU Region Attribute and Size Register 6"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 6 (not implemented)"
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RASR6,MPU Region Attribute and Size Register 6"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x7
|
|
group.long 0xD9C++0x03 "Region 7"
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RASR7,MPU Region Attribute and Size Register 7"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 7 (not implemented)"
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RASR7,MPU Region Attribute and Size Register 7"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x8
|
|
group.long 0xD9C++0x03 "Region 8"
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RASR8,MPU Region Attribute and Size Register 8"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 8 (not implemented)"
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RASR8,MPU Region Attribute and Size Register 8"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x9
|
|
group.long 0xD9C++0x03 "Region 9"
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RASR9,MPU Region Attribute and Size Register 9"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 9 (not implemented)"
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RASR9,MPU Region Attribute and Size Register 9"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xA
|
|
group.long 0xD9C++0x03 "Region 10"
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RASR10,MPU Region Attribute and Size Register 10"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 10 (not implemented)"
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RASR10,MPU Region Attribute and Size Register 10"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xB
|
|
group.long 0xD9C++0x03 "Region 11"
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RASR11,MPU Region Attribute and Size Register 11"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 11 (not implemented)"
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RASR11,MPU Region Attribute and Size Register 11"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xC
|
|
group.long 0xD9C++0x03 "Region 12"
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RASR12,MPU Region Attribute and Size Register 12"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 12 (not implemented)"
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RASR12,MPU Region Attribute and Size Register 12"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xD
|
|
group.long 0xD9C++0x03 "Region 13"
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RASR13,MPU Region Attribute and Size Register 13"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 13 (not implemented)"
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RASR13,MPU Region Attribute and Size Register 13"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xE
|
|
group.long 0xD9C++0x03 "Region 14"
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RASR14,MPU Region Attribute and Size Register 14"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 14 (not implemented)"
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RASR14,MPU Region Attribute and Size Register 14"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xF
|
|
group.long 0xD9C++0x03 "Region 15"
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RASR15,MPU Region Attribute and Size Register 15"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 15 (not implemented)"
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RASR15,MPU Region Attribute and Size Register 15"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Nested Vectored Interrupt Controller (NVIC)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 6.
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "ICTR,Interrupt Controller Type Register"
|
|
bitfld.long 0x00 0.--3. " INTLINESNUM ,Total Number of Interrupt" "0-32,33-64,65-96,97-128,129-160,161-192,193-224,225-240,?..."
|
|
tree "Interrupt Enable Registers"
|
|
width 23.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x100++0x7
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x100++0x0B
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x100++0x0F
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x100++0x13
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x100++0x17
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x100++0x1B
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x100++0x1F
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x1c "IRQ224_239_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x1c 15. 0x1c 15. 0x9c 15. " ENA239 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 14. 0x1c 14. 0x9c 14. " ENA238 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 13. 0x1c 13. 0x9c 13. " ENA237 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 12. 0x1c 12. 0x9c 12. " ENA236 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 11. 0x1c 11. 0x9c 11. " ENA235 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 10. 0x1c 10. 0x9c 10. " ENA234 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x1c 9. 0x1c 9. 0x9c 9. " ENA233 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 8. 0x1c 8. 0x9c 8. " ENA232 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 7. 0x1c 7. 0x9c 7. " ENA231 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 6. 0x1c 6. 0x9c 6. " ENA230 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 5. 0x1c 5. 0x9c 5. " ENA229 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 4. 0x1c 4. 0x9c 4. " ENA228 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x1c 3. 0x1c 3. 0x9c 3. " ENA227 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 2. 0x1c 2. 0x9c 2. " ENA226 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 1. 0x1c 1. 0x9c 1. " ENA225 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 0. 0x1c 0. 0x9c 0. " ENA224 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x100++0x1F
|
|
hide.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x1c "IRQ224_239_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Pending Registers"
|
|
width 23.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x200++0x07
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x200++0x0B
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x200++0x13
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x200++0x17
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x200++0x1B
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x200++0x1F
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x1c "IRQ224_239_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x1c 15. 0x1c 15. 0x9c 15. " PEN239 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 14. 0x1c 14. 0x9c 14. " PEN238 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 13. 0x1c 13. 0x9c 13. " PEN237 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 12. 0x1c 12. 0x9c 12. " PEN236 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 11. 0x1c 11. 0x9c 11. " PEN235 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 10. 0x1c 10. 0x9c 10. " PEN234 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x1c 9. 0x1c 9. 0x9c 9. " PEN233 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 8. 0x1c 8. 0x9c 8. " PEN232 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 7. 0x1c 7. 0x9c 7. " PEN231 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 6. 0x1c 6. 0x9c 6. " PEN230 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 5. 0x1c 5. 0x9c 5. " PEN229 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 4. 0x1c 4. 0x9c 4. " PEN228 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x1c 3. 0x1c 3. 0x9c 3. " PEN227 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 2. 0x1c 2. 0x9c 2. " PEN226 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 1. 0x1c 1. 0x9c 1. " PEN225 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 0. 0x1c 0. 0x9c 0. " PEN224 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x200++0x1F
|
|
hide.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x1c "IRQ224_239_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Active Bit Registers"
|
|
width 9.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
rgroup.long 0x300++0x03
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
rgroup.long 0x300++0x07
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
rgroup.long 0x300++0x0B
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
rgroup.long 0x300++0x0F
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
rgroup.long 0x300++0x13
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
rgroup.long 0x300++0x17
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
rgroup.long 0x300++0x1B
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x18 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
rgroup.long 0x300++0x1F
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x18 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x1c "ACTIVE8,Active Bit Register 8"
|
|
bitfld.long 0x1c 15. " ACTIVE239 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 14. " ACTIVE238 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 13. " ACTIVE237 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 12. " ACTIVE236 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 11. " ACTIVE235 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 10. " ACTIVE234 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x1c 9. " ACTIVE233 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 8. " ACTIVE232 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 7. " ACTIVE231 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 6. " ACTIVE230 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 5. " ACTIVE229 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 4. " ACTIVE228 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x1c 3. " ACTIVE227 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 2. " ACTIVE226 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 1. " ACTIVE225 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 0. " ACTIVE224 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x300++0x1F
|
|
hide.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
hide.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
hide.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
hide.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
hide.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
hide.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
hide.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
hide.long 0x1c "ACTIVE8,Active Bit Register 8"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Priority Registers"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x400++0x1F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x400++0x3F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x400++0x5F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x400++0x7F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x400++0x9F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x400++0xBF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x400++0xDF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
line.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0xC0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0xC0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0xC0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0xC4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0xC4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0xC4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0xC8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0xC8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0xC8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xCC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xCC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xCC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xCC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD0 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0xD0 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0xD0 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0xD0 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD4 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0xD4 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0xD4 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0xD4 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD8 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0xD8 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0xD8 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0xD8 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0xDC 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0xDC 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0xDC 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0xDC 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x400++0xEF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
line.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0xC0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0xC0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0xC0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0xC4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0xC4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0xC4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0xC8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0xC8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0xC8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xCC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xCC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xCC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xCC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD0 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0xD0 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0xD0 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0xD0 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD4 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0xD4 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0xD4 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0xD4 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD8 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0xD8 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0xD8 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0xD8 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0xDC 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0xDC 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0xDC 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0xDC 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
line.long 0xE0 "IPR56,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE0 24.--31. 1. " PRI_227 ,Interrupt 227 Priority"
|
|
hexmask.long.byte 0xE0 16.--23. 1. " PRI_226 ,Interrupt 226 Priority"
|
|
hexmask.long.byte 0xE0 8.--15. 1. " PRI_225 ,Interrupt 225 Priority"
|
|
hexmask.long.byte 0xE0 0.--7. 1. " PRI_224 ,Interrupt 224 Priority"
|
|
line.long 0xE4 "IPR57,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE4 24.--31. 1. " PRI_231 ,Interrupt 231 Priority"
|
|
hexmask.long.byte 0xE4 16.--23. 1. " PRI_230 ,Interrupt 230 Priority"
|
|
hexmask.long.byte 0xE4 8.--15. 1. " PRI_229 ,Interrupt 229 Priority"
|
|
hexmask.long.byte 0xE4 0.--7. 1. " PRI_228 ,Interrupt 228 Priority"
|
|
line.long 0xE8 "IPR58,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE8 24.--31. 1. " PRI_235 ,Interrupt 235 Priority"
|
|
hexmask.long.byte 0xE8 16.--23. 1. " PRI_234 ,Interrupt 234 Priority"
|
|
hexmask.long.byte 0xE8 8.--15. 1. " PRI_233 ,Interrupt 233 Priority"
|
|
hexmask.long.byte 0xE8 0.--7. 1. " PRI_232 ,Interrupt 232 Priority"
|
|
line.long 0xEC "IPR59,Interrupt Priority Register"
|
|
hexmask.long.byte 0xEC 24.--31. 1. " PRI_239 ,Interrupt 239 Priority"
|
|
hexmask.long.byte 0xEC 16.--23. 1. " PRI_238 ,Interrupt 238 Priority"
|
|
hexmask.long.byte 0xEC 8.--15. 1. " PRI_237 ,Interrupt 237 Priority"
|
|
hexmask.long.byte 0xEC 0.--7. 1. " PRI_236 ,Interrupt 236 Priority"
|
|
else
|
|
hgroup.long 0x400++0xEF
|
|
hide.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hide.long 0xC "IPR3,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hide.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hide.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hide.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hide.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hide.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hide.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hide.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hide.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hide.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hide.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hide.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hide.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hide.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hide.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hide.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hide.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hide.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hide.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hide.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hide.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hide.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hide.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hide.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hide.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hide.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hide.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hide.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hide.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hide.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hide.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hide.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hide.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hide.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hide.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hide.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hide.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hide.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hide.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hide.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hide.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hide.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hide.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hide.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hide.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hide.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hide.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hide.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hide.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hide.long 0xE0 "IPR56,Interrupt Priority Register"
|
|
hide.long 0xE4 "IPR57,Interrupt Priority Register"
|
|
hide.long 0xE8 "IPR58,Interrupt Priority Register"
|
|
hide.long 0xEC "IPR59,Interrupt Priority Register"
|
|
endif
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
sif CORENAME()=="CORTEXM7F"
|
|
tree "Floating-point Unit (FPU)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 8.
|
|
group.long 0xF34++0x0B
|
|
line.long 0x00 "FPCCR,Floating-Point Context Control Register"
|
|
bitfld.long 0x00 31. " ASPEN ,Execution of a floating-point instruction sets the CONTROL.FPCA bit to 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " LSPEN ,Enables lazy context save of FP state" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " MONRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending" "Not able,Able"
|
|
newline
|
|
bitfld.long 0x00 6. " BFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 5. " MMRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 4. " HFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending" "Not able,Able"
|
|
newline
|
|
bitfld.long 0x00 3. " THREAD ,Indicates the processor mode when it allocated the FP stack frame" "Handler,Thread"
|
|
bitfld.long 0x00 1. " USER ,Indicates the privilege level of the software executing" "Privileged,Unprivileged"
|
|
bitfld.long 0x00 0. " LSPACT ,Indicates whether Lazy preservation of the FP state is active" "Not active,Active"
|
|
line.long 0x04 "FPCAR,Floating-Point Context Address Register"
|
|
hexmask.long 0x04 3.--31. 0x8 " ADDRESS ,The location of the unpopulated floating-point register space allocated on an exception stack frame"
|
|
line.long 0x08 "FPDSCR,Floating-Point Default Status Control Register"
|
|
bitfld.long 0x08 26. " AHP ,Default value for FPSCR.AHP" "IEEE 754-2008,Alternative"
|
|
bitfld.long 0x08 25. " DN ,Default value for FPSCR.DN" "NaN operands,Any operation"
|
|
bitfld.long 0x08 24. " FZ ,Default value for FPSCR.FZ" "No Flush mode,Flush mode"
|
|
newline
|
|
bitfld.long 0x08 22.--23. " RMODE ,Default value for FPSCR.RMode" "Round to Nearest,Round towards Plus Infinity,Round towards Minus Infinity,Round towards Zero"
|
|
rgroup.long 0xF40++0x0B
|
|
line.long 0x00 "MVFR0,Media and FP Feature Register 0"
|
|
bitfld.long 0x00 28.--31. " FPRNDMOD ,Indicates the rounding modes supported by the FP floating-point hardware" ",All supported,?..."
|
|
bitfld.long 0x00 24.--27. " SRTERR ,Indicates the hardware support for FP short vectors" "Not supported,?..."
|
|
bitfld.long 0x00 20.--23. " SQRROOT ,Indicates the hardware support for FP square root operations" ",Supported,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. " DIV ,Indicates the hardware support for FP divide operations" ",Supported,?..."
|
|
bitfld.long 0x00 12.--15. " FPEXTRP ,Indicates whether the FP hardware implementation supports exception trapping" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " DBLPREC ,Indicates the hardware support for FP double_precision operations" "Not supported,,Supported,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. " SNGLPREC ,Indicates the hardware support for FP single-precision operations" ",,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " A_SIMD ,Indicates the size of the FP register bank" ",Supported-16x64-bit,?..."
|
|
line.long 0x04 "MVFR1,Media and FP Feature Register 1"
|
|
bitfld.long 0x04 28.--31. " FP_FUSED_MAC ,Indicates whether the FP supports fused multiply accumulate operations" ",Supported,?..."
|
|
bitfld.long 0x04 24.--27. " FP_HPFP ,Indicates whether the FP supports half-precision and double-precision floating-point conversion instructions" ",Half-single,Half-single and half-double,?..."
|
|
newline
|
|
bitfld.long 0x04 4.--7. " D_NAN ,Indicates whether the FP hardware implementation supports only the Default NaN mode" ",NaN propagation,?..."
|
|
bitfld.long 0x04 0.--3. " FTZ_MODE ,Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation" ",Full denorm. num. arit.,?..."
|
|
line.long 0x08 "MVFR2,Media and FP Feature Register 2"
|
|
bitfld.long 0x08 4.--7. " VFP_MISC ,Indicates the hardware support for FP miscellaneous features" "Not supported,,,,Supported,?..."
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
endif
|
|
tree "Debug"
|
|
tree "Core Debug"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 7.
|
|
group.long 0xD30++0x03
|
|
line.long 0x00 "DFSR,Debug Fault Status Register"
|
|
eventfld.long 0x00 4. " EXTERNAL ,Indicates a debug event generated because of the assertion of an external debug request" "Not generated,Generated"
|
|
eventfld.long 0x00 3. " VCATCH ,Indicates triggering of a Vector catch" "Not triggered,Triggered"
|
|
eventfld.long 0x00 2. " DWTTRAP ,Indicates a debug event generated by the DWT" "Not generated,Generated"
|
|
newline
|
|
eventfld.long 0x00 1. " BKPT ,Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB" "Not generated,Generated"
|
|
eventfld.long 0x00 0. " HALTED ,Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1" "Not generated,Generated"
|
|
newline
|
|
hgroup.long 0xDF0++0x03
|
|
hide.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
in
|
|
newline
|
|
wgroup.long 0xDF4++0x03
|
|
line.long 0x00 "DCRSR,Debug Core Register Selector Register"
|
|
bitfld.long 0x00 16. " REGWNR ,Specifies the access type for the transfer" "Read,Write"
|
|
hexmask.long.byte 0x00 0.--6. 1. " REGSEL ,Specifies the ARM core register, special-purpose register or Floating-point extension register"
|
|
group.long 0xDF8++0x03
|
|
line.long 0x00 "DCRDR,Debug Core Register Data Register"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDFC))&0x10000)==0x10000)
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
bitfld.long 0x00 18. " MON_STEP ,Setting this bit to 1 makes the step request pending" "No step,Step"
|
|
newline
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap on a fault occurring during exception entry or exception return" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception caused by a state information error" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception caused by a checking error" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
else
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap on a fault occurring during exception entry or exception return" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception caused by a state information error" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception caused by a checking error" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
endif
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Flash Patch and Breakpoint Unit (FPB)"
|
|
sif COMPonent.AVAILABLE("FPB")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))
|
|
width 10.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "FP_CTRL,Flash Patch Control Register"
|
|
bitfld.long 0x00 28.--31. " REV ,Flash Patch Breakpoint architecture revision" "Version 1,Version 2,?..."
|
|
rbitfld.long 0x00 4.--7. 12.--14. " NUM_CODE ,The number of instruction address comparators" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127"
|
|
bitfld.long 0x00 1. " KEY ,Key Field" "Low,High"
|
|
bitfld.long 0x00 0. " ENABLE ,Flash Patch Unit Enable" "Disabled,Enabled"
|
|
newline
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x8))&0x01)==0x00)
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0xC))&0x01)==0x00)
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x10))&0x01)==0x00)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x14))&0x01)==0x00)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x18))&0x01)==0x00)
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x1C))&0x01)==0x00)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x20))&0x01)==0x00)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x24))&0x01)==0x00)
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
width 6.
|
|
tree "CoreSight Identification Registers"
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0C "CID3,Component ID3"
|
|
tree.end
|
|
else
|
|
newline
|
|
textline "FPB component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Data Watchpoint and Trace Unit (DWT)"
|
|
sif COMPonent.AVAILABLE("DWT")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))
|
|
width 15.
|
|
group.long 0x00++0x1B
|
|
line.long 0x00 "DWT_CTRL,Control Register"
|
|
rbitfld.long 0x00 28.--31. " NUMCOMP ,Number of comparators implemented" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.long 0x00 27. " NOTRCPKT ,Shows whether the implementation supports trace sampling and exception tracing" "Supported,Not supported"
|
|
rbitfld.long 0x00 26. " NOEXTTRIG ,Shows whether the implementation includes external match signals" "Supported,Not supported"
|
|
newline
|
|
rbitfld.long 0x00 25. " NOCYCCNT ,Shows whether the implementation supports a cycle counter" "Supported,Not supported"
|
|
rbitfld.long 0x00 24. " NOPRFCNT ,Shows whether the implementation supports the profiling counters" "Supported,Not supported"
|
|
bitfld.long 0x00 22. " CYCEVTENA ,Enables POSTCNT underflow Event counter packets generation" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 21. " FOLDEVTENA ,Enables generation of the Folded-instruction counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " LSUEVTENA ,Enables generation of the LSU counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " SLEEPEVTENA ,Enables generation of the Sleep counter overflow event" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 18. " EXCEVTENA ,Enables generation of the Exception overhead counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " CPIEVTENA ,Enables generation of the CPI counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " EXCTRCENA ,Enables generation of exception trace" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. " PCSAMPLEENA ,Enables use of POSTCNT counter as a timer for Periodic PC sample packet generation" "Disabled,Enabled"
|
|
bitfld.long 0x00 10.--11. " SYNCTAP ,Selects the position of the synchronization packet counter tap on the CYCCNT counter" "Disabled,CYCCNT[24],CYCCNT[26],CYCCNT[28]"
|
|
bitfld.long 0x00 9. " CYCTAP ,Selects the position of the POSTCNT tap on the CYCCNT counter" "CYCCNT[6],CYCCNT[10]"
|
|
newline
|
|
bitfld.long 0x00 5.--8. " POSTINIT ,Initial value for the POSTCNT counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1.--4. " POSTPRESET ,Reload value for the POSTCNT counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0. " CYCCNTENA ,Enables CYCCNT" "Disabled,Enabled"
|
|
line.long 0x04 "DWT_CYCCNT,Cycle Count register"
|
|
line.long 0x08 "DWT_CPICNT,CPI Count register"
|
|
hexmask.long.byte 0x08 0.--7. 1. " CPICNT ,The base CPI counter"
|
|
line.long 0x0c "DWT_EXCCNT,Exception Overhead Count Register"
|
|
hexmask.long.byte 0x0c 0.--7. 1. " EXCCNT ,The exception overhead counter"
|
|
line.long 0x10 "DWT_SLEEPCNT,Sleep Count Register"
|
|
hexmask.long.byte 0x10 0.--7. 1. " SLEEPCNT ,Sleep Counter"
|
|
line.long 0x14 "DWT_LSUCNT,LSU Count Register"
|
|
hexmask.long.byte 0x14 0.--7. 1. " LSUCNT ,Load-store counter"
|
|
line.long 0x18 "DWT_FOLDCNT,Folded-instruction Count register"
|
|
hexmask.long.byte 0x18 0.--7. 1. " FOLDCNT ,Folded-instruction counter"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "DWT_PCSR,Program Counter Sample register"
|
|
newline
|
|
group.long 0x20++0x07
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
line.long 0x04 "DWT_MASK0,DWT Mask Registers 0"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x1A0)==0x20)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x1A0)==0x00)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x180)==0x80)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet,UNPREDICTABLE,UNPREDICTABLE,Generate watchpoint debug event,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,CMPMATCH[N] event,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
else
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
group.long (0x30)++0x07
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
line.long 0x04 "DWT_MASK1,DWT Mask Registers 1"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08))&0x120)==0x20)
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08))&0x120)==0x00)
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
else
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,Enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
group.long (0x40)++0x07
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
line.long 0x04 "DWT_MASK2,DWT Mask Registers 2"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08))&0x120)==0x20)
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08))&0x120)==0x00)
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
else
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,Enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
group.long (0x50)++0x07
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
line.long 0x04 "DWT_MASK3,DWT Mask Registers 3"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08))&0x120)==0x20)
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08))&0x120)==0x00)
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
else
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
newline
|
|
textfld " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,Enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
width 6.
|
|
tree "CoreSight Identification Registers"
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0c "CID3,Component ID3"
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "DWT component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree.end
|
|
AUTOINDENT.POP
|
|
tree.end
|
|
elif (CORENAME()=="CORTEXM4F")
|
|
tree.close "Core Registers (Cortex-M4F)"
|
|
AUTOINDENT.PUSH
|
|
AUTOINDENT.OFF
|
|
tree "System Control"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 12.
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ACTLR,Auxiliary Control Register"
|
|
bitfld.long 0x00 9. " DISFPCA ,Disables lazy stacking of floating point context" "No,Yes"
|
|
bitfld.long 0x00 8. " DISOOFP ,Disables floating point instructions completing" "No,Yes"
|
|
bitfld.long 0x00 2. " DISFOLD ,Disables folding of IT instructions" "No,Yes"
|
|
textline " "
|
|
bitfld.long 0x00 1. " DISDEFWBUF ,Disables write buffer use during default memory map accesses" "No,Yes"
|
|
bitfld.long 0x00 0. " DISMCYCINT ,Disables interruption of multi-cycle instructions" "No,Yes"
|
|
group.long 0x10++0x0B
|
|
line.long 0x00 "SYST_CSR,SysTick Control and Status Register"
|
|
rbitfld.long 0x00 16. " COUNTFLAG ,Counter Flag" "Not counted,Counted"
|
|
bitfld.long 0x00 2. " CLKSOURCE ,SysTick clock source" "External,Core"
|
|
bitfld.long 0x00 1. " TICKINT ,SysTick Handler" "No SysTick,SysTick"
|
|
textline " "
|
|
bitfld.long 0x00 0. " ENABLE ,Counter Enable" "Disabled,Enabled"
|
|
line.long 0x04 "SYST_RVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x04 0.--23. 1. " RELOAD ,The value to load into the SYST_CVR when the counter reaches 0"
|
|
line.long 0x08 "SYST_CVR,SysTick Current Value Register"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SYST_CALIB,SysTick Calibration Value Register"
|
|
bitfld.long 0x00 31. " NOREF ,Indicates whether the implementation defined reference clock is implemented" "Implemented,Not implemented"
|
|
bitfld.long 0x00 30. " SKEW ,Indicates whether the 10ms calibration value is exact" "Exact,Inexact"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " TENMS ,Holds a reload value to be used for 10ms (100Hz) timing"
|
|
rgroup.long 0xD00++0x03
|
|
line.long 0x00 "CPUID,CPU ID Base Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " IMPLEMENTER ,Implementer Code"
|
|
bitfld.long 0x00 20.--23. " VARIANT ,Indicates processor revision" "Revision 0,?..."
|
|
bitfld.long 0x00 16.--19. " ARCHITECTURE ,Architecture" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
hexmask.long.word 0x00 4.--15. 1. " PARTNO ,Indicates part number"
|
|
bitfld.long 0x00 0.--3. " REVISION ,Indicates patch release" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xD04++0x23
|
|
line.long 0x00 "ICSR,Interrupt Control State Register"
|
|
bitfld.long 0x00 31. " NMIPENDSET ,Set Pending NMI Bit" "Inactive,Active"
|
|
bitfld.long 0x00 28. " PENDSVSET ,Set Pending pendSV Bit" "Not pending,Pending"
|
|
bitfld.long 0x00 27. " PENDSVCLR ,Removes the pending status of the PendSV exception" "No effect,Removed"
|
|
textline " "
|
|
bitfld.long 0x00 26. " PENDSTSET ,Set Pending SysTick Bit" "Not pending,Pending"
|
|
bitfld.long 0x00 25. " PENDSTCLR ,Clear Pending SysTick Bit" "No effect,Removed"
|
|
bitfld.long 0x00 23. " ISRPREEMPT ,Use Only at Debug Time" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ISRPENDING ,Indicates whether an external interrupt" "Not pending,Pending"
|
|
hexmask.long.word 0x00 12.--20. 1. " VECTPENDING ,Pending ISR Number Field"
|
|
bitfld.long 0x00 11. " RETTOBASE ,Interrupt Exception" "Active,Not active"
|
|
textline " "
|
|
hexmask.long.word 0x00 0.--8. 1. " VECTACTIVE ,The exception number of the current executing exception"
|
|
line.long 0x04 "VTOR,Vector Table Offset Register"
|
|
hexmask.long 0x04 7.--31. 0x80 " TBLOFF ,Vector table address"
|
|
line.long 0x08 "AIRCR,Application Interrupt and Reset Control Register"
|
|
hexmask.long.word 0x08 16.--31. 1. " VECTKEY ,Register Key"
|
|
rbitfld.long 0x08 15. " ENDIANESS ,Data endianness Bit" "Little,Big"
|
|
bitfld.long 0x08 8.--10. " PRIGROUP ,Interrupt Priority Grouping Field" "[7:1]/[0],[7:2]/[1:0],[7:3]/[2:0],[7:4]/[3:0],[7:5]/[4:0],[7:6]/[5:0],[7]/[6:0],-/[7:0]"
|
|
textline " "
|
|
bitfld.long 0x08 2. " SYSRESETREQ ,System Reset Request" "Not requested,Requested"
|
|
bitfld.long 0x08 1. " VECTCLRACTIVE ,Clear Active Vector Bit" "No effect,Clear"
|
|
bitfld.long 0x08 0. " VECTRESET ,System Reset" "No effect,Reset"
|
|
line.long 0x0C "SCR,System Control Register"
|
|
bitfld.long 0x0C 4. " SEVONPEND ,Determines whether an interrupt transition from inactive state to pending state is a wakeup event" "Not wakeup,Wakeup"
|
|
bitfld.long 0x0C 2. " SLEEPDEEP ,Provides a qualifying hint indicating that waking from sleep might take longer" "Not deep sleep,Deep sleep"
|
|
bitfld.long 0x0C 1. " SLEEPONEXIT ,Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state" "Disabled,Enabled"
|
|
line.long 0x10 "CCR,Configuration Control Register"
|
|
bitfld.long 0x10 18. " BP ,Branch prediction enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x10 17. " IC ,Instruction cache enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x10 16. " DC ,Cache enable bit" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 9. " STKALIGN ,8-byte Stack Frame Alignment" "4-byte/no adjustment,8-byte/adjustment"
|
|
bitfld.long 0x10 8. " BFHFNMIGN ,Enable NMI and Hard Fault and FAULTMASK to Ignore Bus Fault" "Disabled,Enabled"
|
|
bitfld.long 0x10 4. " DIV_0_TRP ,Trap Divide by Zero" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 3. " UNALIGN_TRP ,Trap for Unaligned Access" "Disabled,Enabled"
|
|
bitfld.long 0x10 1. " USERSETMPEND ,Controls whether unprivileged software can access the STIR" "Denied,Allowed"
|
|
bitfld.long 0x10 0. " NONEBASETHRDENA ,Control Entry to Thread Mode" "Only from last exception,Any level"
|
|
line.long 0x14 "SHPR1,SSystem Handler Priority Register 1"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_7 ,Priority of System Handler 7"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_6 ,Priority of system handler 6(UsageFault)"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_5 ,Priority of system handler 5(BusFault)"
|
|
textline " "
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_4 ,Priority of system handler 4(MemManage)"
|
|
line.long 0x18 "SHPR2,System Handler Priority Register 2"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_11 ,Priority of system handler 11(SVCall)"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_10 ,Priority of System Handler 10"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_9 ,Priority of System Handler 9"
|
|
textline " "
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_8 ,Priority of System Handler 8"
|
|
line.long 0x1C "SHPR3,System Handler Priority Register 3"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_15 ,Priority of System Handler 15(SysTick)"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_14 ,Priority of System Handler 14(PendSV)"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_13 ,Priority of System Handler 13"
|
|
textline " "
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_12 ,Priority of System Handler 12(DebugMonitor)"
|
|
line.long 0x20 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x20 18. " USGFAULTENA ,Enable UsageFault" "Disabled,Enabled"
|
|
bitfld.long 0x20 17. " BUSFAULTENA ,Enable BusFault" "Disabled,Enabled"
|
|
bitfld.long 0x20 16. " MEMFAULTENA ,Enable MemManage fault" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x20 15. " SVCALLPENDED ,SVCall is pending" "Not pending,Pending"
|
|
bitfld.long 0x20 14. " BUSFAULTPENDED ,BusFault is pending" "Not pending,Pending"
|
|
bitfld.long 0x20 13. " MEMFAULTPENDED ,MemManage is pending" "Not pending,Pending"
|
|
textline " "
|
|
bitfld.long 0x20 12. " USGFAULTPENDED ,UsageFault is pending" "Not pending,Pending"
|
|
bitfld.long 0x20 11. " SYSTICKACT ,SysTick is Active" "Not active,Active"
|
|
bitfld.long 0x20 10. " PENDSVACT ,PendSV is Active" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 8. " MONITORACT ,Monitor is Active" "Not active,Active"
|
|
bitfld.long 0x20 7. " SVCALLACT ,SVCall is Active" "Not active,Active"
|
|
bitfld.long 0x20 3. " USGFAULTACT ,UsageFault is Active" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x20 1. " BUSFAULTACT ,BusFault is Active" "Not active,Active"
|
|
bitfld.long 0x20 0. " MEMFAULTACT ,MemManage is Active" "Not active,Active"
|
|
group.byte 0xD28++0x1
|
|
line.byte 0x00 "MMFSR,MemManage Status Register"
|
|
bitfld.byte 0x00 7. " MMARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x00 5. " MLSPERR ,A MemManage fault occurred during FP lazy state preservation" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 4. " MSTKERR ,tacking Access Violations" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x00 3. " MUNSTKERR ,Unstack Access Violations" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " DACCVIOL ,Data Access Violation" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " IACCVIOL ,Instruction Access Violation" "Not occurred,Occurred"
|
|
line.byte 0x01 "BFSR,Bus Fault Status Register"
|
|
bitfld.byte 0x01 7. " BFARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x01 5. " LSPERR ,A bus fault occurred during FP lazy state preservation" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 4. " STKERR ,Derived bus fault(exception entry)" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x01 3. " UNSTKERR ,Derived bus fault(exception return)" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 2. " IMPRECISERR ,Imprecise data access error" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 1. " PRECISERR ,Precise data access error" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.byte 0x01 0. " IBUSERR ,Bus fault on an instruction prefetch" "Not occurred,Occurred"
|
|
group.word 0xD2A++0x1
|
|
line.word 0x00 "USAFAULT,Usage Fault Status Register"
|
|
bitfld.word 0x00 9. " DIVBYZERO ,Divide by zero error" "No error,Error"
|
|
bitfld.word 0x00 8. " UNALIGNED ,Unaligned access error" "No error,Error"
|
|
bitfld.word 0x00 3. " NOCP ,A coprocessor access error" "No error,Error"
|
|
textline " "
|
|
bitfld.word 0x00 2. " INVPC ,An integrity check error" "No error,Error"
|
|
bitfld.word 0x00 1. " INVSTATE ,Invalid Combination of EPSR and Instruction" "No error,Error"
|
|
bitfld.word 0x00 0. " UNDEFINSTR ,Undefined instruction error" "No error,Error"
|
|
group.long 0xD2C++0x07
|
|
line.long 0x00 "HFSR,Hard Fault Status Register"
|
|
bitfld.long 0x00 31. " DEBUGEVT ,Indicates when a Debug event has occurred" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " FORCED ,Indicates that a fault with configurable priority" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " VECTTBL ,Indicates when a fault has occurred because of a vector table read error on exception processing" "Not occurred,Occurred"
|
|
line.long 0x04 "DFSR,Debug Fault Status Register"
|
|
bitfld.long 0x04 4. " EXTERNAL ,Indicates a debug event generated because of the assertion of EDBGRQ" "Not asserted,Asserted"
|
|
bitfld.long 0x04 3. " VCATCH ,Vector Catch Flag" "Not occurred,Occurred"
|
|
bitfld.long 0x04 2. " DWTTRAP ,Indicates a debug event generated by the DWT" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x04 1. " BKPT ,BKPT Flag" "Not executed,Executed"
|
|
bitfld.long 0x04 0. " HALTED ,Indicates a debug event generated by either" "Not requested,Requested"
|
|
group.long 0xD34++0x0B
|
|
line.long 0x00 "MMFAR,MemManage Fault Address Register"
|
|
line.long 0x04 "BFAR,BusFault Address Register"
|
|
line.long 0x08 "AFSR,Auxiliary Fault Status Register"
|
|
group.long 0xD88++0x03
|
|
line.long 0x00 "CPACR,Coprocessor Access Control Register"
|
|
bitfld.long 0x00 22.--23. " CP11 ,Access privileges for coprocessor 11" "Access denied,Privileged only,Reserved,Full access"
|
|
bitfld.long 0x00 20.--21. " CP10 ,Access privileges for coprocessor 10" "Access denied,Privileged only,Reserved,Full access"
|
|
bitfld.long 0x00 14.--15. " CP7 ,Access privileges for coprocessor 7" "Access denied,Privileged only,Reserved,Full access"
|
|
textline " "
|
|
bitfld.long 0x00 12.--13. " CP6 ,Access privileges for coprocessor 6" "Access denied,Privileged only,Reserved,Full access"
|
|
bitfld.long 0x00 10.--11. " CP5 ,Access privileges for coprocessor 5" "Access denied,Privileged only,Reserved,Full access"
|
|
bitfld.long 0x00 8.--9. " CP4 ,Access privileges for coprocessor 4" "Access denied,Privileged only,Reserved,Full access"
|
|
textline " "
|
|
bitfld.long 0x00 6.--7. " CP3 ,Access privileges for coprocessor 3" "Access denied,Privileged only,Reserved,Full access"
|
|
bitfld.long 0x00 4.--5. " CP2 ,Access privileges for coprocessor 2" "Access denied,Privileged only,Reserved,Full access"
|
|
bitfld.long 0x00 2.--3. " CP1 ,Access privileges for coprocessor 1" "Access denied,Privileged only,Reserved,Full access"
|
|
textline " "
|
|
bitfld.long 0x00 0.--1. " CP0 ,Access privileges for coprocessor 0" "Access denied,Privileged only,Reserved,Full access"
|
|
wgroup.long 0xF00++0x03
|
|
line.long 0x00 "STIR,Software Trigger Interrupt Register"
|
|
hexmask.long.word 0x00 0.--8. 1. " INTID ,Indicates the interrupt to be triggered"
|
|
width 10.
|
|
tree "Feature Registers"
|
|
rgroup.long 0xD40++0x0B
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 4.--7. " STATE1 ,Thumb instruction set support" ",,,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " STATE0 ,ARM instruction set support" "Not supported,?..."
|
|
line.long 0x04 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x04 8.--11. " MPROF ,M profile programmers' model" ",,2-stack,?..."
|
|
line.long 0x08 "ID_DFR0,Debug Feature Register 0"
|
|
bitfld.long 0x08 20.--23. " DBGMOD ,Support for memory-mapped debug model for M profile processors" "Not supported,Supported,?..."
|
|
hgroup.long 0xD4C++0x03
|
|
hide.long 0x00 "ID_AFR0,Auxiliary Feature Register 0"
|
|
rgroup.long 0xD50++0x03
|
|
line.long 0x00 "ID_MMFR0,Memory Model Feature Register 0"
|
|
bitfld.long 0x00 20.--23. " AUXREG ,Indicates the support for Auxiliary registers" "Not supported,ACTLR only,?..."
|
|
bitfld.long 0x00 16.--19. " TCMSUP ,Indicates the support for Tightly Coupled Memory (TCM)" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 12.--15. " SHRLEV ,Indicates the number of shareability levels implemented" "Level 1,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " OUTMSHR ,Indicates the outermost shareability domain implemented" "Non-cacheable,,,,,,,,,,,,,,,Ignored"
|
|
bitfld.long 0x00 4.--7. " PMSASUP ,Indicates support for a PMSA" "Not supported,,,PMSAv7,?..."
|
|
hgroup.long 0xD54++0x03
|
|
hide.long 0x00 "ID_MMFR1,Memory Model Feature Register 1"
|
|
rgroup.long 0xD58++0x03
|
|
line.long 0x00 "ID_MMFR2,Memory Model Feature Register 2"
|
|
bitfld.long 0x00 24.--27. " WFISTALL ,Indicates the support for Wait For Interrupt (WFI) stalling" "Not supported,Supported,?..."
|
|
rgroup.long 0xD60++0x13
|
|
line.long 0x00 "ID_ISAR0,Instruction Set Attributes Register 0"
|
|
bitfld.long 0x00 24.--27. " DIVIDE ,Indicates the supported divide instructions" "Not supported,SDIV/UDIV,?..."
|
|
bitfld.long 0x00 20.--23. " DEBUG ,Indicates the supported debug instructions" "Not supported,BKPT,?..."
|
|
bitfld.long 0x00 16.--19. " COPROC ,Indicates the supported coprocessor instructions" "Not supported,CDP/LDC/MCR/STC,CDP2/LDC2/MCR2/STC2,MCRR/MRRC,MCRR2/MRRC2,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " CMPBRANCH ,Indicates the supported combined compare and branch instructions" "Not supported,CBNZ/CBZ,?..."
|
|
bitfld.long 0x00 8.--11. " BITFIELD ,Indicates the supported bitfield instructions" "Not supported,BFC/BFI/SBFX/UBFX,?..."
|
|
bitfld.long 0x00 4.--7. " BITCOUNT ,Indicates the supported bit counting instructions" "Not supported,CLZ,?..."
|
|
line.long 0x04 "ID_ISAR1,Instruction Set Attributes Register 1"
|
|
bitfld.long 0x04 24.--27. " INTERWORK ,Indicates the supported Interworking instructions" "Not supported,BX,BX/BLX,?..."
|
|
bitfld.long 0x04 20.--23. " IMMEDIATE ,Indicates the support for data-processing instructions with long immediates" "Not supported,ADDW/MOVW/MOVT/SUBW,?..."
|
|
bitfld.long 0x04 16.--19. " IFTHEN ,Indicates the supported IfThen instructions" "Not supported,IT,?..."
|
|
textline " "
|
|
bitfld.long 0x04 12.--15. " EXTEND ,Indicates the supported Extend instructions" "Not supported,Supported,Supported,?..."
|
|
line.long 0x08 "ID_ISAR2,Instruction Set Attributes Register 2"
|
|
bitfld.long 0x08 24.--27. " REVERSAL ,Indicates the supported reversal instructions" "Not supported,REV/REV16/REVSH,REV/REV16/REVSH/RBIT,?..."
|
|
bitfld.long 0x08 20.--23. " MULTU ,Indicates the supported advanced unsigned multiply instructions" "Not supported,UMULL/UMLAL,UMULL/UMLAL/UMAAL,?..."
|
|
bitfld.long 0x08 16.--19. " MULTS ,Indicates the supported advanced signed multiply instructions" "Not supported,Supported,Supported,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x08 12.--15. " MULT ,Indicates the supported additional multiply instructions" "Not supported,MLA,MLA/MLS,?..."
|
|
bitfld.long 0x08 8.--11. " MULTIACCESSINT ,Indicates the support for multi-access interruptible instructions" "Not supported,LDM/STM restartable,LDM/STM continuable,?..."
|
|
bitfld.long 0x08 4.--7. " MEMHINT ,Indicates the supported memory hint instructions" "Not supported,,,PLD/PLI,?..."
|
|
textline " "
|
|
bitfld.long 0x08 0.--3. " LOADSTORE ,Indicates the supported additional load and store instructions" "Not supported,LDRD/STRD,?..."
|
|
line.long 0x0C "ID_ISAR3,Instruction Set Attributes Register 3"
|
|
bitfld.long 0x0C 24.--27. " TRUENOP ,Indicates the support for a true NOP instruction" "Not supported,Supported,?..."
|
|
bitfld.long 0x0C 20.--23. " THUMBCOPY ,Indicates the supported non flag-setting MOV instructions" "Not supported,Supported,?..."
|
|
bitfld.long 0x0C 16.--19. " TABBRANCH ,Indicates the supported Table Branch instructions" "Not supported,TBB/TBH,?..."
|
|
textline " "
|
|
bitfld.long 0x0C 12.--15. " SYNCHPRIM ,Indicates the supported Table Branch instructions" "Not supported,Supported,Supported,Supported,?..."
|
|
bitfld.long 0x0C 8.--11. " SVC ,Indicates the supported SVC instructions" "Not supported,SVC,?..."
|
|
bitfld.long 0x0C 4.--7. " SIMD ,Indicates the supported SIMD instructions" "Not supported,Supported,,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x0C 0.--3. " SATURATE ,Indicates the supported Saturate instructions" "Not supported,QADD/QDADD/QDSUB/QSUB,?..."
|
|
line.long 0x10 "ID_ISAR4,Instruction Set Attributes Register 4"
|
|
bitfld.long 0x10 24.--27. " PSR_M ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,Supported,?..."
|
|
bitfld.long 0x10 20.--23. " SYNCHPRIMFRAC ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,Supported,Supported,Supported,?..."
|
|
bitfld.long 0x10 16.--19. " BARRIER ,Indicates the supported Barrier instructions" "Not supported,DMB/DSB/ISB,?..."
|
|
textline " "
|
|
bitfld.long 0x10 8.--11. " WRITEBACK ,Indicates the support for writeback addressing modes" "Basic support,Full support,?..."
|
|
bitfld.long 0x10 4.--7. " WITHSHIFTS ,Indicates the support for instructions with shifts" "MOV/shift,Shift LSL 0-3,,Shift other,?..."
|
|
bitfld.long 0x10 0.--3. " UNPRIV ,Indicates the supported unprivileged instructions" "Not supported,LDRBT/LDRT/STRBT/STRT,LDRBT/LDRT/STRBT/STRT/LDRHT/LDRSBT/LDRSHTSTRHT,?..."
|
|
tree.end
|
|
width 6.
|
|
tree "CoreSight Identification Registers"
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0C "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0C "CID3,Component ID3"
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Memory Protection Unit"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 15.
|
|
rgroup.long 0xD90++0x03
|
|
line.long 0x00 "MPU_TYPE,MPU Type Register"
|
|
bitfld.long 0x00 16.--23. " IREGION ,Instruction region" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 8.--15. " DREGION ,Number of regions supported by the MPU" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 0. " SEPARATE ,Indicates support for separate instruction and data address maps" "Not supported,Supported"
|
|
group.long 0xD94++0x03
|
|
line.long 0x00 "MPU_CTRL,MPU Control Register"
|
|
bitfld.long 0x00 2. " PRIVDEFENA ,Enables the default memory map as a background region for privileged access" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HFNMIENA ,Handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled" "MPU disabled,MPU enabled"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables the MPU" "Disabled,Enabled"
|
|
group.long 0xD98++0x03
|
|
line.long 0x00 "MPU_RNR,MPU Region Number Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " REGION ,Indicates the memory region accessed by MPU_RBAR and MPU_RASR"
|
|
tree.close "MPU regions"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x0
|
|
group.long 0xD9C++0x03 "Region 0"
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RASR0,MPU Region Attribute and Size Register 0"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 0 (not implemented)"
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RASR0,MPU Region Attribute and Size Register 0"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x1
|
|
group.long 0xD9C++0x03 "Region 1"
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RASR1,MPU Region Attribute and Size Register 1"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 1 (not implemented)"
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RASR1,MPU Region Attribute and Size Register 1"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x2
|
|
group.long 0xD9C++0x03 "Region 2"
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RASR2,MPU Region Attribute and Size Register 2"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 2 (not implemented)"
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RASR2,MPU Region Attribute and Size Register 2"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x3
|
|
group.long 0xD9C++0x03 "Region 3"
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RASR3,MPU Region Attribute and Size Register 3"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 3 (not implemented)"
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RASR3,MPU Region Attribute and Size Register 3"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x4
|
|
group.long 0xD9C++0x03 "Region 4"
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RASR4,MPU Region Attribute and Size Register 4"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 4 (not implemented)"
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RASR4,MPU Region Attribute and Size Register 4"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x5
|
|
group.long 0xD9C++0x03 "Region 5"
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RASR5,MPU Region Attribute and Size Register 5"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 5 (not implemented)"
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RASR5,MPU Region Attribute and Size Register 5"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x6
|
|
group.long 0xD9C++0x03 "Region 6"
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RASR6,MPU Region Attribute and Size Register 6"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 6 (not implemented)"
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RASR6,MPU Region Attribute and Size Register 6"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x7
|
|
group.long 0xD9C++0x03 "Region 7"
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RASR7,MPU Region Attribute and Size Register 7"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 7 (not implemented)"
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RASR7,MPU Region Attribute and Size Register 7"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x8
|
|
group.long 0xD9C++0x03 "Region 8"
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RASR8,MPU Region Attribute and Size Register 8"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 8 (not implemented)"
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RASR8,MPU Region Attribute and Size Register 8"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x9
|
|
group.long 0xD9C++0x03 "Region 9"
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RASR9,MPU Region Attribute and Size Register 9"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 9 (not implemented)"
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RASR9,MPU Region Attribute and Size Register 9"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xA
|
|
group.long 0xD9C++0x03 "Region 10"
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RASR10,MPU Region Attribute and Size Register 10"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 10 (not implemented)"
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RASR10,MPU Region Attribute and Size Register 10"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xB
|
|
group.long 0xD9C++0x03 "Region 11"
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RASR11,MPU Region Attribute and Size Register 11"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 11 (not implemented)"
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RASR11,MPU Region Attribute and Size Register 11"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xC
|
|
group.long 0xD9C++0x03 "Region 12"
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RASR12,MPU Region Attribute and Size Register 12"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 12 (not implemented)"
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RASR12,MPU Region Attribute and Size Register 12"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xD
|
|
group.long 0xD9C++0x03 "Region 13"
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RASR13,MPU Region Attribute and Size Register 13"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 13 (not implemented)"
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RASR13,MPU Region Attribute and Size Register 13"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xE
|
|
group.long 0xD9C++0x03 "Region 14"
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RASR14,MPU Region Attribute and Size Register 14"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 14 (not implemented)"
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RASR14,MPU Region Attribute and Size Register 14"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xF
|
|
group.long 0xD9C++0x03 "Region 15"
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RASR15,MPU Region Attribute and Size Register 15"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 15 (not implemented)"
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RASR15,MPU Region Attribute and Size Register 15"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Nested Vectored Interrupt Controller"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 6.
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "ICTR,Interrupt Controller Type Register"
|
|
bitfld.long 0x00 0.--3. " INTLINESNUM ,Total Number of Interrupt" "0-32,33-64,65-96,97-128,129-160,161-192,193-224,225-240,?..."
|
|
tree "Interrupt Enable Registers"
|
|
width 23.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x100++0x7
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x100++0x0B
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x100++0x0F
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x100++0x13
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x100++0x17
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x100++0x1B
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x100++0x1F
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x1c "IRQ224_239_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x1c 15. 0x1c 15. 0x9c 15. " ENA239 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 14. 0x1c 14. 0x9c 14. " ENA238 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 13. 0x1c 13. 0x9c 13. " ENA237 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 12. 0x1c 12. 0x9c 12. " ENA236 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 11. 0x1c 11. 0x9c 11. " ENA235 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 10. 0x1c 10. 0x9c 10. " ENA234 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x1c 9. 0x1c 9. 0x9c 9. " ENA233 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 8. 0x1c 8. 0x9c 8. " ENA232 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 7. 0x1c 7. 0x9c 7. " ENA231 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 6. 0x1c 6. 0x9c 6. " ENA230 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 5. 0x1c 5. 0x9c 5. " ENA229 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 4. 0x1c 4. 0x9c 4. " ENA228 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x1c 3. 0x1c 3. 0x9c 3. " ENA227 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 2. 0x1c 2. 0x9c 2. " ENA226 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 1. 0x1c 1. 0x9c 1. " ENA225 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 0. 0x1c 0. 0x9c 0. " ENA224 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x100++0x1F
|
|
hide.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x1c "IRQ224_239_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Pending Registers"
|
|
width 23.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x200++0x07
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x200++0x0B
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x200++0x13
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x200++0x17
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x200++0x1B
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x200++0x1F
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x1c "IRQ224_239_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x1c 15. 0x1c 15. 0x9c 15. " PEN239 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 14. 0x1c 14. 0x9c 14. " PEN238 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 13. 0x1c 13. 0x9c 13. " PEN237 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 12. 0x1c 12. 0x9c 12. " PEN236 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 11. 0x1c 11. 0x9c 11. " PEN235 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 10. 0x1c 10. 0x9c 10. " PEN234 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x1c 9. 0x1c 9. 0x9c 9. " PEN233 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 8. 0x1c 8. 0x9c 8. " PEN232 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 7. 0x1c 7. 0x9c 7. " PEN231 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 6. 0x1c 6. 0x9c 6. " PEN230 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 5. 0x1c 5. 0x9c 5. " PEN229 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 4. 0x1c 4. 0x9c 4. " PEN228 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x1c 3. 0x1c 3. 0x9c 3. " PEN227 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 2. 0x1c 2. 0x9c 2. " PEN226 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 1. 0x1c 1. 0x9c 1. " PEN225 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 0. 0x1c 0. 0x9c 0. " PEN224 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x200++0x1F
|
|
hide.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x1c "IRQ224_239_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Active Bit Registers"
|
|
width 9.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
rgroup.long 0x300++0x03
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
rgroup.long 0x300++0x07
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
rgroup.long 0x300++0x0B
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
rgroup.long 0x300++0x0F
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
rgroup.long 0x300++0x13
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
rgroup.long 0x300++0x17
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
rgroup.long 0x300++0x1B
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x18 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
rgroup.long 0x300++0x1F
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x18 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x1c "ACTIVE8,Active Bit Register 8"
|
|
bitfld.long 0x1c 15. " ACTIVE239 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 14. " ACTIVE238 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 13. " ACTIVE237 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 12. " ACTIVE236 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 11. " ACTIVE235 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 10. " ACTIVE234 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x1c 9. " ACTIVE233 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 8. " ACTIVE232 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 7. " ACTIVE231 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 6. " ACTIVE230 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 5. " ACTIVE229 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 4. " ACTIVE228 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x1c 3. " ACTIVE227 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 2. " ACTIVE226 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 1. " ACTIVE225 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 0. " ACTIVE224 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x300++0x1F
|
|
hide.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
hide.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
hide.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
hide.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
hide.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
hide.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
hide.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
hide.long 0x1c "ACTIVE8,Active Bit Register 8"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Priority Registers"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x400++0x1F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x400++0x3F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x400++0x5F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x400++0x7F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x400++0x9F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x400++0xBF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x400++0xDF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
line.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0xC0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0xC0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0xC0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0xC4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0xC4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0xC4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0xC8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0xC8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0xC8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xCC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xCC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xCC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xCC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD0 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0xD0 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0xD0 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0xD0 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD4 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0xD4 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0xD4 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0xD4 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD8 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0xD8 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0xD8 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0xD8 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0xDC 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0xDC 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0xDC 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0xDC 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x400++0xEF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
line.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0xC0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0xC0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0xC0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0xC4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0xC4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0xC4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0xC8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0xC8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0xC8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xCC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xCC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xCC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xCC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD0 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0xD0 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0xD0 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0xD0 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD4 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0xD4 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0xD4 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0xD4 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD8 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0xD8 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0xD8 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0xD8 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0xDC 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0xDC 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0xDC 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0xDC 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
line.long 0xE0 "IPR56,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE0 24.--31. 1. " PRI_227 ,Interrupt 227 Priority"
|
|
hexmask.long.byte 0xE0 16.--23. 1. " PRI_226 ,Interrupt 226 Priority"
|
|
hexmask.long.byte 0xE0 8.--15. 1. " PRI_225 ,Interrupt 225 Priority"
|
|
hexmask.long.byte 0xE0 0.--7. 1. " PRI_224 ,Interrupt 224 Priority"
|
|
line.long 0xE4 "IPR57,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE4 24.--31. 1. " PRI_231 ,Interrupt 231 Priority"
|
|
hexmask.long.byte 0xE4 16.--23. 1. " PRI_230 ,Interrupt 230 Priority"
|
|
hexmask.long.byte 0xE4 8.--15. 1. " PRI_229 ,Interrupt 229 Priority"
|
|
hexmask.long.byte 0xE4 0.--7. 1. " PRI_228 ,Interrupt 228 Priority"
|
|
line.long 0xE8 "IPR58,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE8 24.--31. 1. " PRI_235 ,Interrupt 235 Priority"
|
|
hexmask.long.byte 0xE8 16.--23. 1. " PRI_234 ,Interrupt 234 Priority"
|
|
hexmask.long.byte 0xE8 8.--15. 1. " PRI_233 ,Interrupt 233 Priority"
|
|
hexmask.long.byte 0xE8 0.--7. 1. " PRI_232 ,Interrupt 232 Priority"
|
|
line.long 0xEC "IPR59,Interrupt Priority Register"
|
|
hexmask.long.byte 0xEC 24.--31. 1. " PRI_239 ,Interrupt 239 Priority"
|
|
hexmask.long.byte 0xEC 16.--23. 1. " PRI_238 ,Interrupt 238 Priority"
|
|
hexmask.long.byte 0xEC 8.--15. 1. " PRI_237 ,Interrupt 237 Priority"
|
|
hexmask.long.byte 0xEC 0.--7. 1. " PRI_236 ,Interrupt 236 Priority"
|
|
else
|
|
hgroup.long 0x400++0xEF
|
|
hide.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hide.long 0xC "IPR3,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hide.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hide.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hide.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hide.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hide.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hide.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hide.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hide.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hide.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hide.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hide.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hide.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hide.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hide.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hide.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hide.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hide.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hide.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hide.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hide.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hide.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hide.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hide.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hide.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hide.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hide.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hide.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hide.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hide.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hide.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hide.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hide.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hide.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hide.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hide.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hide.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hide.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hide.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hide.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hide.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hide.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hide.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hide.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hide.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hide.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hide.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hide.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hide.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hide.long 0xE0 "IPR56,Interrupt Priority Register"
|
|
hide.long 0xE4 "IPR57,Interrupt Priority Register"
|
|
hide.long 0xE8 "IPR58,Interrupt Priority Register"
|
|
hide.long 0xEC "IPR59,Interrupt Priority Register"
|
|
endif
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
sif CORENAME()=="CORTEXM4F"
|
|
tree "Floating-point Unit (FPU)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 8.
|
|
group.long 0xF34++0x0B
|
|
line.long 0x00 "FPCCR,Floating-Point Context Control Register"
|
|
bitfld.long 0x00 31. " ASPEN ,Execution of a floating-point instruction sets the CONTROL.FPCA bit to 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " LSPEN ,Enables lazy context save of FP state" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " MONRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending" "Not able,Able"
|
|
textline " "
|
|
bitfld.long 0x00 6. " BFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 5. " MMRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending" "Not able,Able"
|
|
bitfld.long 0x00 4. " HFRDY ,Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending" "Not able,Able"
|
|
textline " "
|
|
bitfld.long 0x00 3. " THREAD ,Indicates the processor mode when it allocated the FP stack frame" "Handler,Thread"
|
|
bitfld.long 0x00 1. " USER ,Indicates the privilege level of the software executing" "Privileged,Unprivileged"
|
|
bitfld.long 0x00 0. " LSPACT ,Indicates whether Lazy preservation of the FP state is active" "Not active,Active"
|
|
line.long 0x04 "FPCAR,Floating-Point Context Address Register"
|
|
hexmask.long 0x04 3.--31. 0x8 " ADDRESS ,The location of the unpopulated floating-point register space allocated on an exception stack frame"
|
|
line.long 0x08 "FPDSCR,Floating-Point Default Status Control Register"
|
|
bitfld.long 0x08 26. " AHP ,Default value for FPSCR.AHP" "IEEE 754-2008,Alternative"
|
|
bitfld.long 0x08 25. " DN ,Default value for FPSCR.DN" "NaN operands,Any operation"
|
|
bitfld.long 0x08 24. " FZ ,Default value for FPSCR.FZ" "No Flush mode,Flush mode"
|
|
textline " "
|
|
bitfld.long 0x08 22.--23. " RMODE ,Default value for FPSCR.RMode" "Round to Nearest,Round towards Plus Infinity,Round towards Minus Infinity,Round towards Zero"
|
|
rgroup.long 0xF40++0x07
|
|
line.long 0x00 "MVFR0,Media and FP Feature Register 0"
|
|
bitfld.long 0x00 28.--31. " FPRNDMOD ,Indicates the rounding modes supported by the FP floating-point hardware" ",All supported,?..."
|
|
bitfld.long 0x00 24.--27. " SRTERR ,Indicates the hardware support for FP short vectors" "Not supported,?..."
|
|
bitfld.long 0x00 20.--23. " SQRROOT ,Indicates the hardware support for FP square root operations" ",Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 16.--19. " DIV ,Indicates the hardware support for FP divide operations" ",Supported,?..."
|
|
bitfld.long 0x00 12.--15. " FPEXTRP ,Indicates whether the FP hardware implementation supports exception trapping" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " DBLPREC ,Indicates the hardware support for FP double_precision operations" "Not supported,,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " SNGLPREC ,Indicates the hardware support for FP single-precision operations" ",,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " A_SIMD ,Indicates the size of the FP register bank" ",Supported-16x64-bit,?..."
|
|
line.long 0x04 "MVFR1,Media and FP Feature Register 1"
|
|
bitfld.long 0x04 28.--31. " FP_FUSED_MAC ,Indicates whether the FP supports fused multiply accumulate operations" ",Supported,?..."
|
|
bitfld.long 0x04 24.--27. " FP_HPFP ,Indicates whether the FP supports half-precision and double-precision floating-point conversion instructions" ",Half-single,Half-single and half-double,?..."
|
|
textline " "
|
|
bitfld.long 0x04 4.--7. " D_NAN ,Indicates whether the FP hardware implementation supports only the Default NaN mode" ",NaN propagation,?..."
|
|
bitfld.long 0x04 0.--3. " FTZ_MODE ,Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation" ",Full denorm. num. arit.,?..."
|
|
width 0xB
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
endif
|
|
tree "Debug"
|
|
tree "Core Debug"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 7.
|
|
group.long 0xD30++0x03
|
|
line.long 0x00 "DFSR,Debug Fault Status Register"
|
|
eventfld.long 0x00 4. " EXTERNAL ,Indicates a debug event generated because of the assertion of an external debug request" "Not generated,Generated"
|
|
eventfld.long 0x00 3. " VCATCH ,Indicates triggering of a Vector catch" "Not triggered,Triggered"
|
|
eventfld.long 0x00 2. " DWTTRAP ,Indicates a debug event generated by the DWT" "Not generated,Generated"
|
|
newline
|
|
eventfld.long 0x00 1. " BKPT ,Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB" "Not generated,Generated"
|
|
eventfld.long 0x00 0. " HALTED ,Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1" "Not generated,Generated"
|
|
newline
|
|
hgroup.long 0xDF0++0x03
|
|
hide.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
in
|
|
newline
|
|
wgroup.long 0xDF4++0x03
|
|
line.long 0x00 "DCRSR,Debug Core Register Selector Register"
|
|
bitfld.long 0x00 16. " REGWNR ,Register Read/Write" "Read,Write"
|
|
hexmask.long.byte 0x00 0.--6. 1. " REGSEL ,Specifies the ARM core register or special-purpose register or Floating-point extension register"
|
|
group.long 0xDF8++0x03
|
|
line.long 0x00 "DCRDR,Debug Core Register Data Register"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDFC))&0x10000)==0x10000)
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
bitfld.long 0x00 18. " MON_STEP ,Setting this bit to 1 makes the step request pending" "No step,Step"
|
|
newline
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
else
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
endif
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Flash Patch and Breakpoint Unit (FPB)"
|
|
sif COMPonent.AVAILABLE("FPB")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))
|
|
width 10.
|
|
group.long 0x00++0x07
|
|
line.long 0x00 "FP_CTRL,Flash Patch Control Register"
|
|
bitfld.long 0x00 28.--31. " REV ,Flash Patch Breakpoint architecture revision" "Version 1,Version 2,?..."
|
|
rbitfld.long 0x00 4.--7. 12.--14. " NUM_CODE ,The number of instruction address comparators" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127"
|
|
bitfld.long 0x00 1. " KEY ,Key Field" "Low,High"
|
|
bitfld.long 0x00 0. " ENABLE ,Flash Patch Unit Enable" "Disabled,Enabled"
|
|
textline ""
|
|
line.long 0x04 "FP_REMAP,Flash Patch Remap Register"
|
|
bitfld.long 0x04 29. " RMPSPT ,Indicates whether the FPB unit supports flash patch remap" "Not supported,SRAM region"
|
|
hexmask.long.tbyte 0x04 5.--28. 0x20 " REMAP ,Remap Base Address Field"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x8))&0x01)==0x00)
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0xC))&0x01)==0x00)
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "FP_COMP1,Flash Patch Comparator Register 1"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x10))&0x01)==0x00)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x14))&0x01)==0x00)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x18))&0x01)==0x00)
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x1C))&0x01)==0x00)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "FP_COMP5,Flash Patch Comparator Register 5"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x20))&0x01)==0x00)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x00)
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
bitfld.long 0x00 30.--31. " REPLACE ,Defines the behaviour when the COMP address is matched" ",Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x00 2.--28. 0x04 " COMP ,Comparison Address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))))&0x10000000)==0x10000000)
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))+0x24))&0x01)==0x00)
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
else
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
hexmask.long 0x00 1.--31. 0x02 " BPADDR ,Breakpoint address"
|
|
bitfld.long 0x00 0. " BE ,Enable bit for Breakpoint" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
width 6.
|
|
tree "CoreSight Identification Registers"
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0c "CID3,Component ID3"
|
|
tree.end
|
|
width 0xB
|
|
else
|
|
newline
|
|
textline "FPB component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Data Watchpoint and Trace Unit (DWT)"
|
|
sif COMPonent.AVAILABLE("DWT")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))
|
|
width 15.
|
|
group.long 0x00++0x1B
|
|
line.long 0x00 "DWT_CTRL,Control Register"
|
|
rbitfld.long 0x00 28.--31. " NUMCOMP ,Number of comparators implemented" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.long 0x00 27. " NOTRCPKT ,Shows whether the implementation supports trace sampling and exception tracing" "Supported,Not supported"
|
|
rbitfld.long 0x00 26. " NOEXTTRIG ,Shows whether the implementation includes external match signals" "Supported,Not supported"
|
|
textline " "
|
|
rbitfld.long 0x00 25. " NOCYCCNT ,Shows whether the implementation supports a cycle counter" "Supported,Not supported"
|
|
rbitfld.long 0x00 24. " NOPRFCNT ,Shows whether the implementation supports the profiling counters" "Supported,Not supported"
|
|
bitfld.long 0x00 22. " CYCEVTENA ,Enables POSTCNT underflow Event counter packets generation" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 21. " FOLDEVTENA ,Enables generation of the Folded-instruction counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " LSUEVTENA ,Enables generation of the LSU counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " SLEEPEVTENA ,Enables generation of the Sleep counter overflow event" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 18. " EXCEVTENA ,Enables generation of the Exception overhead counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " CPIEVTENA ,Enables generation of the CPI counter overflow event" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " EXCTRCENA ,Enables generation of exception trace" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 12. " PCSAMPLEENA ,Enables use of POSTCNT counter as a timer for Periodic PC sample packet generation" "Disabled,Enabled"
|
|
bitfld.long 0x00 10.--11. " SYNCTAP ,Selects the position of the synchronization packet counter tap on the CYCCNT counter" "Disabled,CYCCNT[24],CYCCNT[26],CYCCNT[28]"
|
|
bitfld.long 0x00 9. " CYCTAP ,Selects the position of the POSTCNT tap on the CYCCNT counter" "CYCCNT[6],CYCCNT[10]"
|
|
textline " "
|
|
bitfld.long 0x00 5.--8. " POSTINIT ,Initial value for the POSTCNT counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1.--4. " POSTPRESET ,Reload value for the POSTCNT counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0. " CYCCNTENA ,Enables CYCCNT" "Disabled,Enabled"
|
|
line.long 0x04 "DWT_CYCCNT,Cycle Count Register"
|
|
line.long 0x08 "DWT_CPICNT,CPI Count Register"
|
|
hexmask.long.byte 0x08 0.--7. 1. " CPICNT ,The base CPI counter"
|
|
line.long 0x0c "DWT_EXCCNT,Exception Overhead Count Register"
|
|
hexmask.long.byte 0x0c 0.--7. 1. " EXCCNT ,The exception overhead counter"
|
|
line.long 0x10 "DWT_SLEEPCNT,Sleep Count Register"
|
|
hexmask.long.byte 0x10 0.--7. 1. " SLEEPCNT ,Sleep Counter"
|
|
line.long 0x14 "DWT_LSUCNT,LSU Count Register"
|
|
hexmask.long.byte 0x14 0.--7. 1. " LSUCNT ,Load-store counter"
|
|
line.long 0x18 "DWT_FOLDCNT,Folded-instruction Count Register"
|
|
hexmask.long.byte 0x18 0.--7. 1. " FOLDCNT ,Folded-instruction counter"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "DWT_PCSR,Program Counter Sample register"
|
|
textline " "
|
|
group.long 0x20++0x07
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
line.long 0x04 "DWT_MASK0,DWT Mask Registers 0"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x1A0)==0x20)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x1A0)==0x00)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x180)==0x80)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet,UNPREDICTABLE,UNPREDICTABLE,Generate watchpoint debug event,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,CMPMATCH[N] event,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
else
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Enable cycle count comparison for comparator 0" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
group.long (0x30)++0x07
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
line.long 0x04 "DWT_MASK1,DWT Mask Registers 1"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08))&0x120)==0x20)
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x30+0x08))&0x120)==0x00)
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
else
|
|
group.long (0x30+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,Enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
group.long (0x40)++0x07
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
line.long 0x04 "DWT_MASK2,DWT Mask Registers 2"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08))&0x120)==0x20)
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x40+0x08))&0x120)==0x00)
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
else
|
|
group.long (0x40+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,Enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
group.long (0x50)++0x07
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
line.long 0x04 "DWT_MASK3,DWT Mask Registers 3"
|
|
bitfld.long 0x04 0.--4. " MASK ,The size of the ignore mask" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08))&0x120)==0x20)
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send address trace packet on READ/WRITE,Send data value + address packet on READ/WRITE,Send data value + address packet on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data address trace packet on READ,Send data address trace packet on WRITE,Send data address + PC value on READ,Send data address + PC value on WRITE"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x50+0x08))&0x120)==0x00)
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,Send PC value trace packet on READ/WRITE,Send data value trace packet on READ/WRITE,Send data value + PC value on READ/WRITE,Watchpoint debug event on PC match,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,CMPMATCH[N] event on PC match,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ/WRITE,Send data value trace packet on READ,Send data value trace packet on WRITE,Send data value + PC value on READ,Send data value + PC value on WRITE"
|
|
else
|
|
group.long (0x50+0x08)++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 24. " MATCHED ,Comparator match" "No matched,Matched"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "8-bit,16-bit,32-bit,Reserved"
|
|
bitfld.long 0x00 9. " LNK1ENA ,Supports use of a second linked comparator" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 5. " EMITRANGE ,Enables generation of Data trace address offset packets" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,Selects action taken on comparator match" "Disabled,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,Watchpoint debug event on READ,Watchpoint debug event on WRITE,Watchpoint debug event on READ/WRITE,UNPREDICTABLE,CMPMATCH[N] event on READ,CMPMATCH[N] event on WRITE,CMPMATCH[N] event on READ,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE,UNPREDICTABLE"
|
|
endif
|
|
width 6.
|
|
tree "CoreSight Identification Registers"
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0c "CID3,Component ID3"
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "DWT component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree.end
|
|
AUTOINDENT.POP
|
|
tree.end
|
|
endif
|
|
autoindent.on center tree
|
|
tree "ADC (Analog-to-Digital Converter)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40050000 ad:0x40054000)
|
|
tree "LPADC$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
bitfld.long 0x00 10. "CALOFSI,Calibration Offset Function Implemented" "0: Offset calibration and offset trimming not..,1: Offset calibration and offset trimming.."
|
|
bitfld.long 0x00 9. "IADCKI,Internal LPADC Clock implemented" "0: Internal clock source not implemented,1: Internal clock source (and CFG[ADCKEN]).."
|
|
newline
|
|
bitfld.long 0x00 8. "VR1RNGI,Voltage Reference 1 Range Control Bit Implemented" "0: Range control not required,1: Range control required"
|
|
bitfld.long 0x00 4.--6. "CSW,Channel Scale Width" "0: Channel scaling not supported,1: Channel scaling supported,?,?,?,?,6: Channel scaling supported,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "MVI,Multi Vref Implemented" "0: Single voltage reference input supported,1: Multiple voltage reference inputs supported"
|
|
bitfld.long 0x00 1. "DIFFEN,Differential Supported" "0: Differential operation not supported,1: Differential operation supported"
|
|
newline
|
|
bitfld.long 0x00 0. "RES,Resolution" "0: Up to 13-bit differential/12-bit single ended..,1: Up to 16-bit differential/15-bit single ended.."
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CMD_NUM,Command Buffer Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "CV_NUM,Compare Value Number"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "FIFOSIZE,Result FIFO Depth"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TRIG_NUM,Trigger Number"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CTRL,LPADC Control Register"
|
|
bitfld.long 0x00 8. "RSTFIFO,Reset FIFO" "0: No effect,1: FIFO is reset"
|
|
bitfld.long 0x00 3.--4. "TRIG_SRC,Hardware trigger source selection" "0: ADC_ETC hw trigger and HW trigger are enabled,1: ADC_ETC hw trigger is enabled,2: HW trigger is enabled,?..."
|
|
newline
|
|
bitfld.long 0x00 2. "DOZEN,Doze Enable" "0: LPADC is enabled in Doze mode,1: LPADC is disabled in Doze mode"
|
|
bitfld.long 0x00 1. "RST,Software Reset" "0: LPADC logic is not reset,1: LPADC logic is reset"
|
|
newline
|
|
bitfld.long 0x00 0. "ADCEN,LPADC Enable" "0: LPADC is disabled,1: LPADC is enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "STAT,LPADC Status Register"
|
|
rbitfld.long 0x00 24.--27. "CMDACT,Command Active" "0: No command is currently in progress,1: Command 1 currently being executed,2: Command 2 currently being executed,3: Associated command number is currently being..,4: Associated command number is currently being..,5: Associated command number is currently being..,6: Associated command number is currently being..,7: Associated command number is currently being..,8: Associated command number is currently being..,9: Associated command number is currently being..,?..."
|
|
rbitfld.long 0x00 16.--18. "TRGACT,Trigger Active" "0: Command (sequence) associated with Trigger 0..,1: Command (sequence) associated with Trigger 1..,2: Command (sequence) associated with Trigger 2..,3: Command (sequence) from the associated..,4: Command (sequence) from the associated..,5: Command (sequence) from the associated..,6: Command (sequence) from the associated..,7: Command (sequence) from the associated.."
|
|
newline
|
|
rbitfld.long 0x00 8. "ADC_ACTIVE,ADC Active" "0: The LPADC is IDLE,1: The LPADC is processing a conversion running.."
|
|
eventfld.long 0x00 1. "FOF,Result FIFO Overflow Flag" "0: No result FIFO overflow has occurred since..,1: At least one result FIFO overflow has.."
|
|
newline
|
|
rbitfld.long 0x00 0. "RDY,Result FIFO Ready Flag" "0: Result FIFO data level not above watermark..,1: Result FIFO holding data above watermark level"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "IE,Interrupt Enable Register"
|
|
bitfld.long 0x00 1. "FOFIE,Result FIFO Overflow Interrupt Enable" "0: FIFO overflow interrupts are not enabled,1: FIFO overflow interrupts are enabled"
|
|
bitfld.long 0x00 0. "FWMIE,FIFO Watermark Interrupt Enable" "0: FIFO watermark interrupts are not enabled,1: FIFO watermark interrupts are enabled"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DE,DMA Enable Register"
|
|
bitfld.long 0x00 0. "FWMDE,FIFO Watermark DMA Enable" "0: DMA request disabled,1: DMA request enabled"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "CFG,LPADC Configuration Register"
|
|
bitfld.long 0x00 28. "PWREN,LPADC Analog Pre-Enable" "0: LPADC analog circuits are only enabled while..,1: LPADC analog circuits are pre-enabled and.."
|
|
hexmask.long.byte 0x00 16.--23. 1. "PUDLY,Power Up Delay"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "REFSEL,Voltage Reference Selection" "0: (Default) Option 1 setting,1: Option 2 setting,2: Option 3 setting,?..."
|
|
bitfld.long 0x00 4.--5. "PWRSEL,Power Configuration Select" "0: Level 1 (Lowest power setting),1: PWRSEL_1,2: PWRSEL_2,3: Level 4 (Highest power setting)"
|
|
newline
|
|
bitfld.long 0x00 0. "TPRICTRL,LPADC trigger priority control" "0: If a higher priority trigger is detected..,1: If a higher priority trigger is received.."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "PAUSE,LPADC Pause Register"
|
|
bitfld.long 0x00 31. "PAUSEEN,PAUSE Option Enable" "0: Pause operation disabled,1: Pause operation enabled"
|
|
hexmask.long.word 0x00 0.--8. 1. "PAUSEDLY,Pause Delay"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "FCTRL,LPADC FIFO Control Register"
|
|
bitfld.long 0x00 16.--19. "FWMARK,Watermark level selection" "0: Generates STAT[RDY] flag after 1st successful..,1: Generates STAT[RDY] flag after 2nd successful..,2: Generates STAT[RDY] flag after 3rd successful..,3: Generates STAT[RDY] flag after 4th successful..,4: Generates STAT[RDY] flag after 5th successful..,5: Generates STAT[RDY] flag after 6th successful..,6: Generates STAT[RDY] flag after 7th successful..,7: Generates STAT[RDY] flag after 8th successful..,8: Generates STAT[RDY] flag after 9th successful..,9: Generates STAT[RDY] flag after 10th..,10: Generates STAT[RDY] flag after 11th..,11: Generates STAT[RDY] flag after 12th..,12: Generates STAT[RDY] flag after 13th..,13: Generates STAT[RDY] flag after 14th..,14: Generates STAT[RDY] flag after 15th..,15: Generates STAT[RDY] flag after 16th.."
|
|
rbitfld.long 0x00 0.--4. "FCOUNT,Result FIFO counter" "0: No data stored in FIFO,1: 1 dataword stored in FIFO,2: 2 datawords stored in FIFO,?,4: 4 datawords stored in FIFO,?,?,?,8: 8 datawords stored in FIFO,?,?,?,?,?,?,?,16: 16 datawords stored in FIFO,?..."
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "SWTRIG,Software Trigger Register"
|
|
bitfld.long 0x00 7. "SWT7,Software trigger 7 event" "0: No trigger 7 event generated,1: Trigger 7 event generated"
|
|
bitfld.long 0x00 6. "SWT6,Software trigger 6 event" "0: No trigger 6 event generated,1: Trigger 6 event generated"
|
|
newline
|
|
bitfld.long 0x00 5. "SWT5,Software trigger 5 event" "0: No trigger 5 event generated,1: Trigger 5 event generated"
|
|
bitfld.long 0x00 4. "SWT4,Software trigger 4 event" "0: No trigger 4 event generated,1: Trigger 4 event generated"
|
|
newline
|
|
bitfld.long 0x00 3. "SWT3,Software trigger 3 event" "0: No trigger 3 event generated,1: Trigger 3 event generated"
|
|
bitfld.long 0x00 2. "SWT2,Software trigger 2 event" "0: No trigger 2 event generated,1: Trigger 2 event generated"
|
|
newline
|
|
bitfld.long 0x00 1. "SWT1,Software trigger 1 event" "0: No trigger 1 event generated,1: Trigger 1 event generated"
|
|
bitfld.long 0x00 0. "SWT0,Software trigger 0 event" "0: No trigger 0 event generated,1: Trigger 0 event generated"
|
|
repeat 8. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0xC0)++0x03
|
|
line.long 0x00 "TCTRL[$1],Trigger Control Register $1"
|
|
bitfld.long 0x00 24.--27. "TCMD,Trigger command select" "0: Not a valid selection from the command buffer,1: CMD1 is executed,2: Corresponding CMD is executed,3: Corresponding CMD is executed,4: Corresponding CMD is executed,5: Corresponding CMD is executed,6: Corresponding CMD is executed,7: Corresponding CMD is executed,8: Corresponding CMD is executed,9: Corresponding CMD is executed,?,?,?,?,?,15: CMD15 is executed"
|
|
bitfld.long 0x00 16.--19. "TDLY,Trigger delay select" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "TPRI,Trigger priority setting" "0: Set to highest priority Level 1,1: Set to corresponding priority level,2: Set to corresponding priority level,3: Set to corresponding priority level,4: Set to corresponding priority level,5: Set to corresponding priority level,6: Set to corresponding priority level,7: Set to lowest priority Level 8"
|
|
bitfld.long 0x00 1. "CMD_SEL,The command number is selected by software TCMD or hardware tcmd signal" "0: TCTRLa[TCMD] will determine the command,1: Software TCDM is bypassed and hardware TCMD.."
|
|
newline
|
|
bitfld.long 0x00 0. "HTEN,Trigger enable" "0: Hardware trigger source disabled,1: Hardware trigger source enabled"
|
|
repeat.end
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "CMDL1,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "CMDH1,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
bitfld.long 0x00 0.--1. "CMPEN,Compare Function Enable" "0: Compare disabled,?,2: Compare enabled,3: Compare enabled"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "CMDL2,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "CMDH2,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
bitfld.long 0x00 0.--1. "CMPEN,Compare Function Enable" "0: Compare disabled,?,2: Compare enabled,3: Compare enabled"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "CMDL3,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "CMDH3,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
bitfld.long 0x00 0.--1. "CMPEN,Compare Function Enable" "0: Compare disabled,?,2: Compare enabled,3: Compare enabled"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "CMDL4,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "CMDH4,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
bitfld.long 0x00 0.--1. "CMPEN,Compare Function Enable" "0: Compare disabled,?,2: Compare enabled,3: Compare enabled"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "CMDL5,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "CMDH5,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "CMDL6,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "CMDH6,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "CMDL7,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "CMDH7,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "CMDL8,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "CMDH8,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "CMDL9,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "CMDH9,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "CMDL10,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "CMDH10,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "CMDL11,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "CMDH11,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "CMDL12,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "CMDH12,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "CMDL13,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "CMDH13,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "CMDL14,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "CMDH14,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "CMDL15,LPADC Command Low Buffer Register"
|
|
bitfld.long 0x00 13. "CSCALE,Channel Scale" "0: Scale selected analog channel (Factor of 30/64),1: (Default) Full scale (Factor of 1)"
|
|
bitfld.long 0x00 6. "DIFF,Differential Mode Enable" "0: Single-ended mode,1: Differential mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ABSEL,A-side vs" "0: When DIFF=0b0 the associated A-side channel..,1: When DIFF=0b0 the associated B-side channel.."
|
|
bitfld.long 0x00 0.--4. "ADCH,Input channel select" "0: Select CH0A or CH0B or CH0A/CH0B pair,1: Select CH1A or CH1B or CH1A/CH1B pair,2: Select CH2A or CH2B or CH2A/CH2B pair,3: Select CH3A or CH3B or CH3A/CH3B pair,4: Select corresponding channel CHnA or CHnB or..,5: Select corresponding channel CHnA or CHnB or..,6: Select corresponding channel CHnA or CHnB or..,7: Select corresponding channel CHnA or CHnB or..,8: Select corresponding channel CHnA or CHnB or..,9: Select corresponding channel CHnA or CHnB or..,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,30: Select CH30A or CH30B or CH30A/CH30B pair,31: Select CH31A or CH31B or CH31A/CH31B pair"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "CMDH15,LPADC Command High Buffer Register"
|
|
bitfld.long 0x00 24.--27. "NEXT,Next Command Select" "0: No next command defined,1: Select CMD1 command buffer register as next..,2: Select corresponding CMD command buffer..,3: Select corresponding CMD command buffer..,4: Select corresponding CMD command buffer..,5: Select corresponding CMD command buffer..,6: Select corresponding CMD command buffer..,7: Select corresponding CMD command buffer..,8: Select corresponding CMD command buffer..,9: Select corresponding CMD command buffer..,?,?,?,?,?,15: Select CMD15 command buffer register as next.."
|
|
bitfld.long 0x00 16.--19. "LOOP,Loop Count Select" "0: Looping not enabled,1: Loop 1 time,2: Loop 2 times,3: Loop corresponding number of times,4: Loop corresponding number of times,5: Loop corresponding number of times,6: Loop corresponding number of times,7: Loop corresponding number of times,8: Loop corresponding number of times,9: Loop corresponding number of times,?,?,?,?,?,15: Loop 15 times"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "AVGS,Hardware Average Select" "0: Single conversion,1: 2 conversions averaged,2: 4 conversions averaged,3: 8 conversions averaged,4: 16 conversions averaged,5: 32 conversions averaged,6: 64 conversions averaged,7: 128 conversions averaged"
|
|
bitfld.long 0x00 8.--10. "STS,Sample Time Select" "0: Minimum sample time of 3 ADCK cycles,1: 3 + 21 ADCK cycles 5 ADCK cycles total sample..,2: 3 + 22 ADCK cycles 7 ADCK cycles total sample..,3: 3 + 23 ADCK cycles 11 ADCK cycles total..,4: 3 + 24 ADCK cycles 19 ADCK cycles total..,5: 3 + 25 ADCK cycles 35 ADCK cycles total..,6: 3 + 26 ADCK cycles 67 ADCK cycles total..,7: 3 + 27 ADCK cycles 131 ADCK cycles total.."
|
|
newline
|
|
bitfld.long 0x00 7. "LWI,Loop with Increment" "0: Auto channel increment disabled,1: Auto channel increment enabled"
|
|
repeat 4. (strings "1" "2" "3" "4" )(list 0x00 0x04 0x08 0x0C )
|
|
group.long ($2+0x200)++0x03
|
|
line.long 0x00 "CV$1,Compare Value Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CVH,Compare Value High"
|
|
hexmask.long.word 0x00 0.--15. 1. "CVL,Compare Value Low"
|
|
repeat.end
|
|
rgroup.long 0x300++0x03
|
|
line.long 0x00 "RESFIFO,LPADC Data Result FIFO Register"
|
|
bitfld.long 0x00 31. "VALID,FIFO entry is valid" "0: FIFO is empty,1: FIFO record read from RESFIFO is valid"
|
|
bitfld.long 0x00 24.--27. "CMDSRC,Command Buffer Source" "0: Not a valid value CMDSRC value for a dataword..,1: CMD1 buffer used as control settings for this..,2: Corresponding command buffer used as control..,3: Corresponding command buffer used as control..,4: Corresponding command buffer used as control..,5: Corresponding command buffer used as control..,6: Corresponding command buffer used as control..,7: Corresponding command buffer used as control..,8: Corresponding command buffer used as control..,9: Corresponding command buffer used as control..,?,?,?,?,?,15: CMD15 buffer used as control settings for.."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "LOOPCNT,Loop count value" "0: Result is from initial conversion in command,1: Result is from second conversion in command,2: Result is from LOOPCNT+1 conversion in command,3: Result is from LOOPCNT+1 conversion in command,4: Result is from LOOPCNT+1 conversion in command,5: Result is from LOOPCNT+1 conversion in command,6: Result is from LOOPCNT+1 conversion in command,7: Result is from LOOPCNT+1 conversion in command,8: Result is from LOOPCNT+1 conversion in command,9: Result is from LOOPCNT+1 conversion in command,?,?,?,?,?,15: Result is from 16th conversion in command"
|
|
bitfld.long 0x00 16.--18. "TSRC,Trigger Source" "0: Trigger source 0 initiated this conversion,1: Trigger source 1 initiated this conversion,2: Corresponding trigger source initiated this..,3: Corresponding trigger source initiated this..,4: Corresponding trigger source initiated this..,5: Corresponding trigger source initiated this..,6: Corresponding trigger source initiated this..,7: Trigger source 7 initiated this conversion"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "D,Data result"
|
|
tree.end
|
|
repeat.end
|
|
tree "ADC_ETC (ADC External Trigger Control)"
|
|
base ad:0x40048000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL,ADC_ETC Global Control Register"
|
|
bitfld.long 0x00 31. "SOFTRST,Software synchronous reset active high" "0: ADC_ETC works normally,1: All registers inside ADC_ETC will be reset to.."
|
|
bitfld.long 0x00 29. "DMA_MODE_SEL,Select the trigger type of the DMA_REQ" "0: Trig DMA_REQ with latched signal REQ will be..,1: Trig DMA_REQ with pulsed signal REQ will be.."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "PRE_DIVIDER,Pre-divider for trig delay and interval"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TRIG_ENABLE,TRIG enable register"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "DONE0_1_IRQ,ETC DONE0 and DONE1 IRQ State Register"
|
|
eventfld.long 0x00 23. "TRIG7_DONE1,TRIG7 done1 interrupt detection" "0: No TRIG7_DONE1 interrupt detected,1: TRIG7_DONE1 interrupt detected"
|
|
eventfld.long 0x00 22. "TRIG6_DONE1,TRIG6 done1 interrupt detection" "0: No TRIG6_DONE1 interrupt detected,1: TRIG6_DONE1 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 21. "TRIG5_DONE1,TRIG5 done1 interrupt detection" "0: No TRIG5_DONE1 interrupt detected,1: TRIG5_DONE1 interrupt detected"
|
|
eventfld.long 0x00 20. "TRIG4_DONE1,TRIG4 done1 interrupt detection" "0: No TRIG4_DONE1 interrupt detected,1: TRIG4_DONE1 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 19. "TRIG3_DONE1,TRIG3 done1 interrupt detection" "0: No TRIG3_DONE1 interrupt detected,1: TRIG3_DONE1 interrupt detected"
|
|
eventfld.long 0x00 18. "TRIG2_DONE1,TRIG2 done1 interrupt detection" "0: No TRIG2_DONE1 interrupt detected,1: TRIG2_DONE1 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 17. "TRIG1_DONE1,TRIG1 done1 interrupt detection" "0: No TRIG1_DONE1 interrupt detected,1: TRIG1_DONE1 interrupt detected"
|
|
eventfld.long 0x00 16. "TRIG0_DONE1,TRIG0 done1 interrupt detection" "0: No TRIG0_DONE1 interrupt detected,1: TRIG0_DONE1 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 7. "TRIG7_DONE0,TRIG7 done0 interrupt detection" "0: No TRIG7_DONE0 interrupt detected,1: TRIG7_DONE0 interrupt detected"
|
|
eventfld.long 0x00 6. "TRIG6_DONE0,TRIG6 done0 interrupt detection" "0: No TRIG6_DONE0 interrupt detected,1: TRIG6_DONE0 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 5. "TRIG5_DONE0,TRIG5 done0 interrupt detection" "0: No TRIG5_DONE0 interrupt detected,1: TRIG5_DONE0 interrupt detected"
|
|
eventfld.long 0x00 4. "TRIG4_DONE0,TRIG4 done0 interrupt detection" "0: No TRIG4_DONE0 interrupt detected,1: TRIG4_DONE0 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 3. "TRIG3_DONE0,TRIG3 done0 interrupt detection" "0: No TRIG3_DONE0 interrupt detected,1: TRIG3_DONE0 interrupt detected"
|
|
eventfld.long 0x00 2. "TRIG2_DONE0,TRIG2 done0 interrupt detection" "0: No TRIG2_DONE0 interrupt detected,1: TRIG2_DONE0 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 1. "TRIG1_DONE0,TRIG1 done0 interrupt detection" "0: No TRIG1_DONE0 interrupt detected,1: TRIG1_DONE0 interrupt detected"
|
|
eventfld.long 0x00 0. "TRIG0_DONE0,TRIG0 done0 interrupt detection" "0: No TRIG0_DONE0 interrupt detected,1: TRIG0_DONE0 interrupt detected"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "DONE2_3_ERR_IRQ,ETC DONE_2 DONE_3 and DONE_ERR IRQ State Register"
|
|
bitfld.long 0x00 23. "TRIG7_ERR,TRIG7 error interrupt detection" "0: No TRIG7_ERR interrupt detected,1: TRIG7_ERR interrupt detected"
|
|
bitfld.long 0x00 22. "TRIG6_ERR,TRIG6 error interrupt detection" "0: No TRIG6_ERR interrupt detected,1: TRIG6_ERR interrupt detected"
|
|
newline
|
|
bitfld.long 0x00 21. "TRIG5_ERR,TRIG5 error interrupt detection" "0: No TRIG5_ERR interrupt detected,1: TRIG5_ERR interrupt detected"
|
|
bitfld.long 0x00 20. "TRIG4_ERR,TRIG4 error interrupt detection" "0: No TRIG4_ERR interrupt detected,1: TRIG4_ERR interrupt detected"
|
|
newline
|
|
bitfld.long 0x00 19. "TRIG3_ERR,TRIG3 error interrupt detection" "0: No TRIG3_ERR interrupt detected,1: TRIG3_ERR interrupt detected"
|
|
bitfld.long 0x00 18. "TRIG2_ERR,TRIG2 error interrupt detection" "0: No TRIG2_ERR interrupt detected,1: TRIG2_ERR interrupt detected"
|
|
newline
|
|
bitfld.long 0x00 17. "TRIG1_ERR,TRIG1 error interrupt detection" "0: No TRIG1_ERR interrupt detected,1: TRIG1_ERR interrupt detected"
|
|
bitfld.long 0x00 16. "TRIG0_ERR,TRIG0 error interrupt detection" "0: No TRIG0_ERR interrupt detected,1: TRIG0_ERR interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 15. "TRIG7_DONE3,TRIG7 done3 interrupt detection" "0: No TRIG7_DONE3 interrupt detected,1: TRIG7_DONE3 interrupt detected"
|
|
eventfld.long 0x00 14. "TRIG6_DONE3,TRIG6 done3 interrupt detection" "0: No TRIG6_DONE3 interrupt detected,1: TRIG6_DONE3 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 13. "TRIG5_DONE3,TRIG5 done3 interrupt detection" "0: No TRIG5_DONE3 interrupt detected,1: TRIG5_DONE3 interrupt detected"
|
|
eventfld.long 0x00 12. "TRIG4_DONE3,TRIG4 done3 interrupt detection" "0: No TRIG4_DONE3 interrupt detected,1: TRIG4_DONE3 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 11. "TRIG3_DONE3,TRIG3 done3 interrupt detection" "0: No TRIG3_DONE3 interrupt detected,1: TRIG3_DONE3 interrupt detected"
|
|
eventfld.long 0x00 10. "TRIG2_DONE3,TRIG2 done3 interrupt detection" "0: No TRIG2_DONE3 interrupt detected,1: TRIG2_DONE3 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 9. "TRIG1_DONE3,TRIG1 done3 interrupt detection" "0: No TRIG1_DONE3 interrupt detected,1: TRIG1_DONE3 interrupt detected"
|
|
eventfld.long 0x00 8. "TRIG0_DONE3,TRIG0 done3 interrupt detection" "0: No TRIG0_DONE3 interrupt detected,1: TRIG0_DONE3 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 7. "TRIG7_DONE2,TRIG7 done2 interrupt detection" "0: No TRIG7_DONE2 interrupt detected,1: TRIG7_DONE2 interrupt detected"
|
|
eventfld.long 0x00 6. "TRIG6_DONE2,TRIG6 done2 interrupt detection" "0: No TRIG6_DONE2 interrupt detected,1: TRIG6_DONE2 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 5. "TRIG5_DONE2,TRIG5 done2 interrupt detection" "0: No TRIG5_DONE2 interrupt detected,1: TRIG5_DONE2 interrupt detected"
|
|
eventfld.long 0x00 4. "TRIG4_DONE2,TRIG4 done2 interrupt detection" "0: No TRIG4_DONE2 interrupt detected,1: TRIG4_DONE2 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 3. "TRIG3_DONE2,TRIG3 done2 interrupt detection" "0: No TRIG3_DONE2 interrupt detected,1: TRIG3_DONE2 interrupt detected"
|
|
eventfld.long 0x00 2. "TRIG2_DONE2,TRIG2 done2 interrupt detection" "0: No TRIG2_DONE2 interrupt detected,1: TRIG2_DONE2 interrupt detected"
|
|
newline
|
|
eventfld.long 0x00 1. "TRIG1_DONE2,TRIG1 done2 interrupt detection" "0: No TRIG1_DONE2 interrupt detected,1: TRIG1_DONE2 interrupt detected"
|
|
eventfld.long 0x00 0. "TRIG0_DONE2,TRIG0 done2 interrupt detection" "0: No TRIG0_DONE2 interrupt detected,1: TRIG0_DONE2 interrupt detected"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "DMA_CTRL,ETC DMA control Register"
|
|
eventfld.long 0x00 23. "TRIG7_REQ,Flag bit for DMA request" "0: TRIG7_REQ not detected,1: TRIG7_REQ detected"
|
|
eventfld.long 0x00 22. "TRIG6_REQ,Flag bit for DMA request" "0: TRIG6_REQ not detected,1: TRIG6_REQ detected"
|
|
newline
|
|
eventfld.long 0x00 21. "TRIG5_REQ,Flag bit for DMA request" "0: TRIG5_REQ not detected,1: TRIG5_REQ detected"
|
|
eventfld.long 0x00 20. "TRIG4_REQ,Flag bit for DMA request" "0: TRIG4_REQ not detected,1: TRIG4_REQ detected"
|
|
newline
|
|
eventfld.long 0x00 19. "TRIG3_REQ,Flag bit for DMA request" "0: TRIG3_REQ not detected,1: TRIG3_REQ detected"
|
|
eventfld.long 0x00 18. "TRIG2_REQ,Flag bit for DMA request" "0: TRIG2_REQ not detected,1: TRIG2_REQ detected"
|
|
newline
|
|
eventfld.long 0x00 17. "TRIG1_REQ,Flag bit for DMA request" "0: TRIG1_REQ not detected,1: TRIG1_REQ detected"
|
|
eventfld.long 0x00 16. "TRIG0_REQ,Flag bit for DMA request" "0: TRIG0_REQ not detected,1: TRIG0_REQ detected"
|
|
newline
|
|
bitfld.long 0x00 7. "TRIG7_ENABLE,Enable DMA request when TRIG7 done" "0: TRIG7 DMA request disabled,1: TRIG7 DMA request enabled"
|
|
bitfld.long 0x00 6. "TRIG6_ENABLE,Enable DMA request when TRIG6 done" "0: TRIG6 DMA request disabled,1: TRIG6 DMA request enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "TRIG5_ENABLE,Enable DMA request when TRIG5 done" "0: TRIG5 DMA request disabled,1: TRIG5 DMA request enabled"
|
|
bitfld.long 0x00 4. "TRIG4_ENABLE,Enable DMA request when TRIG4 done" "0: TRIG4 DMA request disabled,1: TRIG4 DMA request enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "TRIG3_ENABLE,Enable DMA request when TRIG3 done" "0: TRIG3 DMA request disabled,1: TRIG3 DMA request enabled"
|
|
bitfld.long 0x00 2. "TRIG2_ENABLE,Enable DMA request when TRIG2 done" "0: TRIG2 DMA request disabled,1: TRIG2 DMA request enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TRIG1_ENABLE,Enable DMA request when TRIG1 done" "0: TRIG1 DMA request disabled,1: TRIG1 DMA request enabled"
|
|
bitfld.long 0x00 0. "TRIG0_ENABLE,Enable DMA request when TRIG0 done" "0: TRIG0 DMA request disabled,1: TRIG0 DMA request enabled"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "TRIG0_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TRIG0_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TRIG0_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "TRIG0_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "TRIG0_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "TRIG0_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "TRIG0_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "TRIG0_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "TRIG0_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "TRIG0_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "TRIG1_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "TRIG1_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "TRIG1_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "TRIG1_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "TRIG1_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "TRIG1_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0x50++0x03
|
|
line.long 0x00 "TRIG1_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "TRIG1_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x58++0x03
|
|
line.long 0x00 "TRIG1_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "TRIG1_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "TRIG2_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "TRIG2_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "TRIG2_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "TRIG2_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "TRIG2_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "TRIG2_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0x78++0x03
|
|
line.long 0x00 "TRIG2_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x7C++0x03
|
|
line.long 0x00 "TRIG2_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x80++0x03
|
|
line.long 0x00 "TRIG2_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x84++0x03
|
|
line.long 0x00 "TRIG2_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "TRIG3_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "TRIG3_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "TRIG3_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "TRIG3_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "TRIG3_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "TRIG3_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0xA0++0x03
|
|
line.long 0x00 "TRIG3_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xA4++0x03
|
|
line.long 0x00 "TRIG3_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xA8++0x03
|
|
line.long 0x00 "TRIG3_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xAC++0x03
|
|
line.long 0x00 "TRIG3_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "TRIG4_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "TRIG4_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "TRIG4_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "TRIG4_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "TRIG4_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "TRIG4_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0xC8++0x03
|
|
line.long 0x00 "TRIG4_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xCC++0x03
|
|
line.long 0x00 "TRIG4_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xD0++0x03
|
|
line.long 0x00 "TRIG4_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xD4++0x03
|
|
line.long 0x00 "TRIG4_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "TRIG5_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "TRIG5_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "TRIG5_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "TRIG5_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "TRIG5_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "TRIG5_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0xF0++0x03
|
|
line.long 0x00 "TRIG5_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xF4++0x03
|
|
line.long 0x00 "TRIG5_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xF8++0x03
|
|
line.long 0x00 "TRIG5_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0xFC++0x03
|
|
line.long 0x00 "TRIG5_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "TRIG6_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "TRIG6_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "TRIG6_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "TRIG6_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "TRIG6_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "TRIG6_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0x118++0x03
|
|
line.long 0x00 "TRIG6_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x11C++0x03
|
|
line.long 0x00 "TRIG6_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x120++0x03
|
|
line.long 0x00 "TRIG6_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x124++0x03
|
|
line.long 0x00 "TRIG6_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "TRIG7_CTRL,ETC_TRIG Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CHAINx_DONE,Segment x done detection"
|
|
bitfld.long 0x00 16. "SYNC_MODE,Trigger synchronization mode selection" "0: Synchronization mode disabled TRIGa and..,1: Synchronization mode enabled TRIGa and.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "TRIG_PRIORITY,External trigger priority 7 is highest priority while 0 is lowest" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "TRIG_CHAIN,The number of segments inside the trigger chain of TRIGa" "0: Trigger chain length is 1,1: Trigger chain length is 2,2: Trigger chain length is 3,3: Trigger chain length is 4,4: Trigger chain length is 5,5: Trigger chain length is 6,6: Trigger chain length is 7,7: Trigger chain length is 8"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIG_MODE,Trigger mode selection" "0: Hardware trigger,1: Software trigger"
|
|
bitfld.long 0x00 0. "SW_TRIG,Software trigger" "0: No software trigger event generated,1: Software trigger event generated"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "TRIG7_COUNTER,ETC_TRIG Counter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAMPLE_INTERVAL,TRIGGER sampling interval counter"
|
|
hexmask.long.word 0x00 0.--15. 1. "INIT_DELAY,TRIGGER initial delay counter"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "TRIG7_CHAIN_1_0,ETC_TRIG Chain 0/1 Register"
|
|
bitfld.long 0x00 31. "IE1_EN,IRQ enable of segment 1" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE1,Segment 1 interrupt enable" "0: Generate interrupt on Done0 when Segment 1..,1: Generate interrupt on Done1 when Segment 1..,2: Generate interrupt on Done2 when Segment 1..,3: Generate interrupt on Done3 when Segment 1.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B1,Segment 1 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS1,Segment 1 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL1,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE0_EN,IRQ enable of segment 0" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE0,Segment 0 interrupt enable" "0: Generate interrupt on Done0 when segment 0..,1: Generate interrupt on Done1 when segment 0..,2: Generate interrupt on Done2 when segment 0..,3: Generate interrupt on Done3 when segment 0.."
|
|
bitfld.long 0x00 12. "B2B0,Segment 0 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS0,Segment 0 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL0,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "TRIG7_CHAIN_3_2,ETC_TRIG Chain 2/3 Register"
|
|
bitfld.long 0x00 31. "IE3_EN,IRQ enable of segment 3" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE3,Segment 3 interrupt enable" "0: Generate interrupt on Done0 when segment 3..,1: Generate interrupt on Done1 when segment 3..,2: Generate interrupt on Done2 when segment 3..,3: Generate interrupt on Done3 when segment 3.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B3,Segment 3 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS3,Segment 3 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL3,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE2_EN,IRQ enable of segment 2" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE2,Segment 2 interrupt enable" "0: Generate interrupt on Done0 when segment 2..,1: Generate interrupt on Done1 when segment 2..,2: Generate interrupt on Done2 when segment 2..,3: Generate interrupt on Done3 when segment 2.."
|
|
bitfld.long 0x00 12. "B2B2,Segment 2 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS2,Segment 2 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL2,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "TRIG7_CHAIN_5_4,ETC_TRIG Chain 4/5 Register"
|
|
bitfld.long 0x00 31. "IE5_EN,IRQ enable of segment 5" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE5,Segment 5 interrupt enable" "0: Generate interrupt on Done0 when segment 5..,1: Generate interrupt on Done1 when segment 5..,2: Generate interrupt on Done2 when segment 5..,3: Generate interrupt on Done3 when segment 5.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B5,Segment 5 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS5,Segment 5 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL5,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE4_EN,IRQ enable of segment 4" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE4,Segment 4 interrupt enable" "0: Generate interrupt on Done0 when segment 4..,1: Generate interrupt on Done1 when segment 4..,2: Generate interrupt on Done2 when segment 4..,3: Generate interrupt on Done3 when segment 4.."
|
|
bitfld.long 0x00 12. "B2B4,Segment 4 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS4,Segment 4 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL4,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "TRIG7_CHAIN_7_6,ETC_TRIG Chain 6/7 Register"
|
|
bitfld.long 0x00 31. "IE7_EN,IRQ enable of segment 7" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
bitfld.long 0x00 29.--30. "IE7,Segment 7 interrupt enable" "0: Generate interrupt on Done0 when segment 7..,1: Generate interrupt on Done1 when segment 7..,2: Generate interrupt on Done2 when segment 7..,3: Generate interrupt on Done3 when segment 7.."
|
|
newline
|
|
bitfld.long 0x00 28. "B2B7,Segment 7 B2B" "0: Disable B2B,1: Enable B2B"
|
|
hexmask.long.byte 0x00 20.--27. 1. "HWTS7,Segment 7 HWTS ADC hardware trigger selection"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "CSEL7,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
bitfld.long 0x00 15. "IE6_EN,IRQ enable of segment 6" "0: Interrupt DONE disabled,1: Interrupt DONE enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "IE6,Segment 6 interrupt enable" "0: Generate interrupt on Done0 when segment 6..,1: Generate interrupt on Done1 when segment 6..,2: Generate interrupt on Done2 when segment 6..,3: Generate interrupt on Done3 when segment 6.."
|
|
bitfld.long 0x00 12. "B2B6,Segment 6 B2B" "0: Disable B2B,1: Enable B2B"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "HWTS6,Segment 6 HWTS ADC hardware trigger selection"
|
|
bitfld.long 0x00 0.--3. "CSEL6,ADC hardware trigger command selection" "0: Not a valid selection from the command buffer,1: ADC CMD1 selected,2: ADC CMD2 selected,3: ADC CMD3 selected,4: ADC CMD4 selected,5: ADC CMD5 selected,6: ADC CMD6 selected,7: ADC CMD7 selected,8: ADC CMD8 selected,9: ADC CMD9 selected,10: ADC CMD10 selected,11: ADC CMD11 selected,12: ADC CMD12 selected,13: ADC CMD13 selected,14: ADC CMD14 selected,15: ADC CMD15 selected"
|
|
rgroup.long 0x140++0x03
|
|
line.long 0x00 "TRIG7_RESULT_1_0,ETC_TRIG Result Data 1/0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA1,Result DATA1The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,Result DATA0The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x144++0x03
|
|
line.long 0x00 "TRIG7_RESULT_3_2,ETC_TRIG Result Data 3/2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA3,Result DATA3The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA2,Result DATA2The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x148++0x03
|
|
line.long 0x00 "TRIG7_RESULT_5_4,ETC_TRIG Result Data 5/4 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA5,Result DATA5The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA4,Result DATA4The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
rgroup.long 0x14C++0x03
|
|
line.long 0x00 "TRIG7_RESULT_7_6,ETC_TRIG Result Data 7/6 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DATA7,Result DATA7The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA6,Result DATA6The sign bit from ADC result FIFO is ignored by ETC_TRIG result so only 12-bit unsigned results is supported by ADC_ETC module"
|
|
tree.end
|
|
tree.end
|
|
tree "ANADIG"
|
|
tree "ANADIG_LDO_SNVS"
|
|
base ad:0x40C84000
|
|
group.long 0x510++0x03
|
|
line.long 0x00 "PMU_LDO_LPSR_ANA,PMU_LDO_LPSR_ANA_REGISTER"
|
|
bitfld.long 0x00 20. "PULL_DOWN_20UA_EN,pull_down_20ua_en" "0,1"
|
|
bitfld.long 0x00 19. "TRACK_MODE_EN,Track Mode Enable" "0: Normal use,1: Switch preparation"
|
|
bitfld.long 0x00 8. "ALWAYS_4MA_PULLDOWN_EN,always_4ma_pulldown_en" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "STANDBY_EN,standby_en" "0,1"
|
|
bitfld.long 0x00 5. "BYPASS_MODE_EN,bypass_mode_en" "0,1"
|
|
bitfld.long 0x00 4. "LPSR_ANA_CONTROL_MODE,LPSR_ANA_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
newline
|
|
bitfld.long 0x00 3. "PULL_DOWN_2MA_EN,pull_down_2ma_en" "0,1"
|
|
bitfld.long 0x00 2. "REG_DISABLE,reg_disable" "0,1"
|
|
bitfld.long 0x00 0. "REG_LP_EN,reg_lp_en" "0,1"
|
|
group.long 0x520++0x03
|
|
line.long 0x00 "PMU_LDO_LPSR_DIG_2,PMU_LDO_LPSR_DIG_2_REGISTER"
|
|
bitfld.long 0x00 0.--1. "VOLTAGE_STEP_INC,voltage_step_inc" "0,1,2,3"
|
|
group.long 0x530++0x03
|
|
line.long 0x00 "PMU_LDO_LPSR_DIG,PMU_LDO_LPSR_DIG_REGISTER"
|
|
bitfld.long 0x00 20.--24. "VOLTAGE_SELECT,VOLTAGE_SELECT" "0: Stable Voltage (range),1: Stable Voltage (range),2: Stable Voltage (range),3: Stable Voltage (range),4: Stable Voltage (range),5: Stable Voltage (range),6: Stable Voltage (range),7: Stable Voltage (range),8: Stable Voltage (range),9: Stable Voltage (range),10: Stable Voltage (range),11: Stable Voltage (range),12: Stable Voltage (range),13: Stable Voltage (range),14: Stable Voltage (range),15: Stable Voltage (range),16: Stable Voltage (range),17: Stable Voltage (range),18: Stable Voltage (range),19: Stable Voltage (range),20: Stable Voltage (range),21: Stable Voltage (range),22: Stable Voltage (range),23: Stable Voltage (range),24: Stable Voltage (range),25: Stable Voltage (range),26: Stable Voltage (range),27: Stable Voltage (range),28: Stable Voltage (range),29: Stable Voltage (range),30: Stable Voltage (range),31: Stable Voltage (range)"
|
|
bitfld.long 0x00 18. "BYPASS_MODE,bypass_mode" "0,1"
|
|
bitfld.long 0x00 17. "TRACKING_MODE,tracking_mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "STANDBY_EN,standby_en" "0,1"
|
|
bitfld.long 0x00 5. "LPSR_DIG_CONTROL_MODE,LPSR_DIG_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
bitfld.long 0x00 2. "REG_EN,ENABLE_ILIMIT" "0,1"
|
|
tree.end
|
|
tree "ANADIG_LDO_SNVS_DIG"
|
|
base ad:0x40C84000
|
|
group.long 0x540++0x03
|
|
line.long 0x00 "PMU_LDO_SNVS_DIG,PMU_LDO_SNVS_DIG_REGISTER"
|
|
bitfld.long 0x00 2. "REG_EN,REG_EN" "0,1"
|
|
bitfld.long 0x00 1. "TEST_OVERRIDE,test_override" "0,1"
|
|
bitfld.long 0x00 0. "REG_LP_EN,REG_LP_EN" "0,1"
|
|
tree.end
|
|
tree "ANADIG_MISC"
|
|
base ad:0x40C84000
|
|
rgroup.long 0x800++0x03
|
|
line.long 0x00 "MISC_DIFPROG,Chip Silicon Version Register"
|
|
hexmask.long 0x00 0.--31. 1. "CHIPID,Chip ID"
|
|
group.long 0x820++0x03
|
|
line.long 0x00 "VDDSOC_AI_CTRL,VDDSOC_AI_CTRL_REGISTER"
|
|
bitfld.long 0x00 16. "VDDSOC_AIRWB,VDDSOC_AIRWB" "0,1"
|
|
hexmask.long.byte 0x00 0.--7. 1. "VDDSOC_AI_ADDR,VDDSOC_AI_ADDR"
|
|
group.long 0x830++0x03
|
|
line.long 0x00 "VDDSOC_AI_WDATA,VDDSOC_AI_WDATA_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC_AI_WDATA,VDDSOC_AI_WDATA"
|
|
rgroup.long 0x840++0x03
|
|
line.long 0x00 "VDDSOC_AI_RDATA,VDDSOC_AI_RDATA_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC_AI_RDATA,VDDSOC_AI_RDATA"
|
|
group.long 0x850++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_CTRL_1G,VDDSOC2PLL_AI_CTRL_1G_REGISTER"
|
|
bitfld.long 0x00 16. "VDDSOC2PLL_AIRWB_1G,VDDSOC2PLL_AIRWB_1G" "0,1"
|
|
rbitfld.long 0x00 9. "VDDSOC2PLL_AITOGGLE_DONE_1G,VDDSOC2PLL_AITOGGLE_DONE_1G" "0,1"
|
|
bitfld.long 0x00 8. "VDDSOC2PLL_AITOGGLE_1G,VDDSOC2PLL_AITOGGLE_1G" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VDDSOC2PLL_AIADDR_1G,VDDSOC2PLL_AIADDR_1G"
|
|
group.long 0x860++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_WDATA_1G,VDDSOC2PLL_AI_WDATA_1G_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC2PLL_AI_WDATA_1G,VDDSOC2PLL_AI_WDATA_1G"
|
|
rgroup.long 0x870++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_RDATA_1G,VDDSOC2PLL_AI_RDATA_1G_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC2PLL_AI_RDATA_1G,VDDSOC2PLL_AI_RDATA_1G"
|
|
group.long 0x880++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_CTRL_AUDIO,VDDSOC_AI_CTRL_AUDIO_REGISTER"
|
|
bitfld.long 0x00 16. "VDDSOC2PLL_AIRWB_AUDIO,VDDSOC_AIRWB" "0,1"
|
|
rbitfld.long 0x00 9. "VDDSOC2PLL_AITOGGLE_DONE_AUDIO,VDDSOC2PLL_AITOGGLE_DONE_AUDIO" "0,1"
|
|
bitfld.long 0x00 8. "VDDSOC2PLL_AITOGGLE_AUDIO,VDDSOC2PLL_AITOGGLE_AUDIO" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VDDSOC2PLL_AI_ADDR_AUDIO,VDDSOC2PLL_AI_ADDR_AUDIO"
|
|
group.long 0x890++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_WDATA_AUDIO,VDDSOC_AI_WDATA_AUDIO_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC2PLL_AI_WDATA_AUDIO,VDDSOC2PLL_AI_WDATA_AUDIO"
|
|
rgroup.long 0x8A0++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_RDATA_AUDIO,VDDSOC2PLL_AI_RDATA_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC2PLL_AI_RDATA_AUDIO,VDDSOC2PLL_AI_RDATA_AUDIO"
|
|
group.long 0x8B0++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_CTRL_VIDEO,VDDSOC2PLL_AI_CTRL_VIDEO_REGISTER"
|
|
bitfld.long 0x00 16. "VDDSOC2PLL_AIRWB_VIDEO,VDDSOC2PLL_AIRWB_VIDEO" "0,1"
|
|
rbitfld.long 0x00 9. "VDDSOC2PLL_AITOGGLE_DONE_VIDEO,VDDSOC2PLL_AITOGGLE_DONE_VIDEO" "0,1"
|
|
bitfld.long 0x00 8. "VDDSOC2PLL_AITOGGLE_VIDEO,VDDSOC2PLL_AITOGGLE_VIDEO" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VDDSOC2PLL_AIADDR_VIDEO,VDDSOC2PLL_AIADDR_VIDEO"
|
|
group.long 0x8C0++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_WDATA_VIDEO,VDDSOC2PLL_AI_WDATA_VIDEO_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC2PLL_AI_WDATA_VIDEO,VDDSOC2PLL_AI_WDATA_VIDEO"
|
|
rgroup.long 0x8D0++0x03
|
|
line.long 0x00 "VDDSOC2PLL_AI_RDATA_VIDEO,VDDSOC2PLL_AI_RDATA_VIDEO_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDSOC2PLL_AI_RDATA_VIDEO,VDDSOC2PLL_AI_RDATA_VIDEO"
|
|
group.long 0x8E0++0x03
|
|
line.long 0x00 "VDDLPSR_AI_CTRL,VDDSOC_AI_CTRL_REGISTER"
|
|
bitfld.long 0x00 16. "VDDLPSR_AIRWB,VDDLPSR_AIRWB" "0,1"
|
|
hexmask.long.byte 0x00 0.--7. 1. "VDDLPSR_AI_ADDR,VDDLPSR_AI_ADDR"
|
|
group.long 0x8F0++0x03
|
|
line.long 0x00 "VDDLPSR_AI_WDATA,VDDLPSR_AI_WDATA_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDLPSR_AI_WDATA,VDD_LPSR_AI_WDATA"
|
|
rgroup.long 0x900++0x03
|
|
line.long 0x00 "VDDLPSR_AI_RDATA_REFTOP,VDDLPSR_AI_RDATA_REFTOP_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDLPSR_AI_RDATA_REFTOP,VDDLPSR_AI_RDATA_REFTOP"
|
|
rgroup.long 0x910++0x03
|
|
line.long 0x00 "VDDLPSR_AI_RDATA_TMPSNS,VDDLPSR_AI_RDATA_TMPSNS_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDLPSR_AI_RDATA_TMPSNS,VDDLPSR_AI_RDATA_TMPSNS"
|
|
group.long 0x920++0x03
|
|
line.long 0x00 "VDDLPSR_AI400M_CTRL,VDDLPSR_AI400M_CTRL_REGISTER"
|
|
bitfld.long 0x00 16. "VDDLPSR_AI400M_RWB,VDDLPSR_AI400M_RWB" "0,1"
|
|
rbitfld.long 0x00 9. "VDDLPSR_AITOGGLE_DONE_400M,VDDLPSR_AITOGGLE_DONE_400M" "0,1"
|
|
bitfld.long 0x00 8. "VDDLPSR_AITOGGLE_400M,VDDLPSR_AITOGGLE_400M" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VDDLPSR_AI400M_ADDR,VDDLPSR_AI400M_ADDR"
|
|
group.long 0x930++0x03
|
|
line.long 0x00 "VDDLPSR_AI400M_WDATA,VDDLPSR_AI400M_WDATA_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDLPSR_AI400M_WDATA,VDDLPSR_AI400M_WDATA"
|
|
rgroup.long 0x940++0x03
|
|
line.long 0x00 "VDDLPSR_AI400M_RDATA,VDDLPSR_AI400M_RDATA_REGISTER"
|
|
hexmask.long 0x00 0.--31. 1. "VDDLPSR_AI400M_RDATA,VDDLPSR_AI400M_RDATA"
|
|
tree.end
|
|
tree "ANADIG_OSC"
|
|
base ad:0x40C84000
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "OSC_48M_CTRL,48MHz RCOSC Control Register"
|
|
bitfld.long 0x00 31. "RC_48M_CONTROL_MODE,48MHz RCOSC Control Mode" "0: Software mode (default),1: GPC mode (Setpoint)"
|
|
newline
|
|
bitfld.long 0x00 30. "RC_48M_DIV2_CONTROL_MODE,RCOSC_48M_DIV2 Control Mode" "0: Software mode (default),1: GPC mode (Setpoint)"
|
|
newline
|
|
bitfld.long 0x00 24. "RC_48M_DIV2_EN,RCOSC_48M_DIV2 Enable" "0: Disable,1: Enable"
|
|
newline
|
|
bitfld.long 0x00 1. "TEN,48MHz RCOSC Enable" "0: Power down,1: Power up"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "OSC_24M_CTRL,24MHz OSC Control Register"
|
|
bitfld.long 0x00 31. "OSC_24M_CONTROL_MODE,24MHz OSC Control Mode" "0: Software mode (default),1: GPC mode (Setpoint)"
|
|
newline
|
|
rbitfld.long 0x00 30. "OSC_24M_STABLE,24MHz OSC Stable" "0: Not Stable,1: STABLE"
|
|
newline
|
|
bitfld.long 0x00 7. "OSC_24M_GATE,24MHz OSC Gate Control" "0: Not Gated,1: Gated"
|
|
newline
|
|
bitfld.long 0x00 4. "OSC_EN,24MHz OSC Enable" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 3. "OSC_COMP_MODE,24MHz OSC Comparator Mode" "0: Single-ended mode (default),1: Differential mode (test mode)"
|
|
newline
|
|
bitfld.long 0x00 2. "LP_EN,24MHz OSC Low-Power Mode Enable" "0: High Gain mode (HP),1: Low-power mode (LP)"
|
|
newline
|
|
bitfld.long 0x00 1. "BYPASS_EN,24MHz OSC Bypass Enable" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 0. "BYPASS_CLK,24MHz OSC Bypass Clock" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "OSC_400M_CTRL0,400MHz RCOSC Control0 Register"
|
|
rbitfld.long 0x00 31. "OSC400M_AI_BUSY,400MHz OSC AI BUSY" "0,1"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "OSC_400M_CTRL1,400MHz RCOSC Control1 Register"
|
|
bitfld.long 0x00 31. "RC_400M_CONTROL_MODE,400MHz RCOSC Control mode" "0: Software mode (default),1: GPC mode (Setpoint)"
|
|
newline
|
|
bitfld.long 0x00 1. "CLKGATE_400MEG,Clock gate control for 400MHz RCOSC" "0: Not Gated,1: Gated"
|
|
newline
|
|
bitfld.long 0x00 0. "PWD,Power down control for 400MHz RCOSC" "0: No Power down,1: Power down"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "OSC_400M_CTRL2,400MHz RCOSC Control2 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "OSC_TUNE_VAL,Oscillator Tune Value"
|
|
newline
|
|
bitfld.long 0x00 10. "TUNE_BYP,Bypass tuning logic" "0: Use the output of tuning logic to run the..,1: Bypass the tuning logic and use the.."
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE_CLK,Clock enable" "0: Clock is disabled before entering GPC mode,1: Clock is enabled before entering GPC mode"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "OSC_16M_CTRL,16MHz RCOSC Control Register"
|
|
bitfld.long 0x00 31. "RC_16M_CONTROL_MODE,Control Mode for 16MHz Oscillator" "0: Software mode (default),1: GPC mode (Setpoint)"
|
|
newline
|
|
bitfld.long 0x00 8. "SOURCE_SEL_16M,Source select" "0: 16MHz Oscillator,1: 24MHz Oscillator"
|
|
newline
|
|
bitfld.long 0x00 3. "EN_POWER_SAVE,Power Save Enable" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 1. "EN_IRC4M16M,Enable Clock Output" "0: DISABLE,1: ENABLE"
|
|
tree.end
|
|
tree "ANADIG_PLL"
|
|
base ad:0x40C84000
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "ARM_PLL_CTRL,ARM_PLL_CTRL_REGISTER"
|
|
bitfld.long 0x00 31. "ARM_PLL_CONTROL_MODE,pll_arm_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 30. "ARM_PLL_GATE,ARM_PLL_GATE" "0: Clock is not gated,1: Clock is gated"
|
|
newline
|
|
rbitfld.long 0x00 29. "ARM_PLL_STABLE,ARM_PLL_STABLE" "0: ARM PLL is not stable,1: ARM PLL is stable"
|
|
newline
|
|
bitfld.long 0x00 17. "BYPASS,Bypass the pll" "0: Function mode,1: Bypass Mode"
|
|
newline
|
|
bitfld.long 0x00 15.--16. "POST_DIV_SEL,POST_DIV_SEL" "0: Divide by 2,1: Divide by 4,2: Divide by 8,3: Divide by 1"
|
|
newline
|
|
bitfld.long 0x00 14. "ENABLE_CLK,Enable the clock output" "0: Disable the clock,1: Enable the clock"
|
|
newline
|
|
bitfld.long 0x00 13. "POWERUP,Powers up the PLL" "0: Power down the PLL,1: Power Up the PLL"
|
|
newline
|
|
bitfld.long 0x00 12. "HOLD_RING_OFF,PLL Start up initialization" "0: Normal operation,1: Initialize PLL start up"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "SYS_PLL3_CTRL,SYS_PLL3_CTRL_REGISTER"
|
|
bitfld.long 0x00 31. "SYS_PLL3_CONTROL_MODE,SYS_PLL3_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 30. "SYS_PLL3_GATE,SYS_PLL3_GATE" "0: Clock is not gated,1: Clock is gated"
|
|
newline
|
|
rbitfld.long 0x00 29. "SYS_PLL3_STABLE,SYS_PLL3_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SYS_PLL3_DIV2_CONTROL_MODE,SYS_PLL3_DIV2_CONTROL_MODE" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 21. "POWERUP,Powers up the PLL" "0: Power down the PLL,1: Power Up the PLL"
|
|
newline
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0: Function mode,1: Bypass Mode"
|
|
newline
|
|
bitfld.long 0x00 13. "ENABLE_CLK,Enable the clock output" "0: Disable the clock,1: Enable the clock"
|
|
newline
|
|
bitfld.long 0x00 11. "HOLD_RING_OFF,PLL Start up initialization" "0: Normal operation,1: Initialize PLL start up"
|
|
newline
|
|
bitfld.long 0x00 4. "PLL_REG_EN,Enable Internal PLL Regulator" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "SYS_PLL3_DIV2,SYS PLL3 DIV2 gate" "0,1"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "SYS_PLL3_UPDATE,SYS_PLL3_UPDATE_REGISTER"
|
|
bitfld.long 0x00 8. "PFD3_CONTROL_MODE,pfd3_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 7. "PDF2_CONTROL_MODE,pdf2_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 6. "PFD1_CONTROL_MODE,pfd1_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 5. "PFD0_CONTROL_MODE,pfd0_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 4. "PFD3_UPDATE,PFD3_UPDATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "PFD2_UPDATE,PFD2_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PFD1_UPDATE,PFD1_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "PFD0_UPDATE,PFD0_OVERRIDE" "0,1"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "SYS_PLL3_PFD,SYS_PLL3_PFD_REGISTER"
|
|
bitfld.long 0x00 31. "PFD3_DIV1_CLKGATE,PFD3_DIV1_CLKGATE" "0: ref_pfd3 fractional divider clock is enabled,1: Fractional divider clock (reference ref_pfd3).."
|
|
newline
|
|
rbitfld.long 0x00 30. "PFD3_STABLE,PFD3_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "PFD3_FRAC,PFD3_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 23. "PFD2_DIV1_CLKGATE,PFD2_DIV1_CLKGATE" "0: ref_pfd2 fractional divider clock is enabled,1: Fractional divider clock (reference ref_pfd2).."
|
|
newline
|
|
rbitfld.long 0x00 22. "PFD2_STABLE,PFD2_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "PFD2_FRAC,PFD2_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "PFD1_DIV1_CLKGATE,PFD1_DIV1_CLKGATE" "0: ref_pfd1 fractional divider clock is enabled,1: Fractional divider clock (reference ref_pfd1).."
|
|
newline
|
|
rbitfld.long 0x00 14. "PFD1_STABLE,PFD1_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--13. "PFD1_FRAC,PFD1_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 7. "PFD0_DIV1_CLKGATE,PFD0_DIV1_CLKGATE" "0: ref_pfd0 fractional divider clock is enabled,1: Fractional divider clock (reference ref_pfd0).."
|
|
newline
|
|
rbitfld.long 0x00 6. "PFD0_STABLE,PFD0_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "PFD0_FRAC,PFD0_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "SYS_PLL2_CTRL,SYS_PLL2_CTRL_REGISTER"
|
|
bitfld.long 0x00 31. "SYS_PLL2_CONTROL_MODE,SYS_PLL2_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 30. "SYS_PLL2_GATE,SYS_PLL2_GATE" "0: Clock is not gated,1: Clock is gated"
|
|
newline
|
|
rbitfld.long 0x00 29. "SYS_PLL2_STABLE,SYS_PLL2_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "POWERUP,Powers up the PLL" "0: Power down the PLL,1: Power Up the PLL"
|
|
newline
|
|
bitfld.long 0x00 19. "PLL_DDR_OVERRIDE,PLL_DDR_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "PFD_OFFSET_EN,PFD_OFFSET_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_ENABLE,DITHER_ENABLE" "0: Disable Dither,1: Enable Dither"
|
|
newline
|
|
bitfld.long 0x00 16. "BYPASS,Bypass the pll" "0: Function mode,1: Bypass Mode"
|
|
newline
|
|
bitfld.long 0x00 13. "ENABLE_CLK,Enable the clock output" "0: Disable the clock,1: Enable the clock"
|
|
newline
|
|
bitfld.long 0x00 11. "HOLD_RING_OFF,PLL Start up initialization" "0: Normal operation,1: Initialize PLL start up"
|
|
newline
|
|
bitfld.long 0x00 3. "PLL_REG_EN,Enable Internal PLL Regulator" "0,1"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "SYS_PLL2_UPDATE,SYS_PLL2_UPDATE_REGISTER"
|
|
bitfld.long 0x00 8. "PFD3_CONTROL_MODE,pfd3_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 7. "PFD2_CONTROL_MODE,pfd2_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 6. "PFD1_CONTROL_MODE,pfd1_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 5. "PFD0_CONTROL_MODE,pfd0_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 4. "PFD3_UPDATE,PFD3_UPDATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "PFD2_UPDATE,PFD2_UPDATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PFD1_UPDATE,PFD1_UPDATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "PFD0_UPDATE,PFD0_UPDATE" "0,1"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "SYS_PLL2_SS,SYS_PLL2_SS_REGISTER"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,STOP"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable Spread Spectrum,1: Enable Spread Spectrum"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,STEP"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "SYS_PLL2_PFD,SYS_PLL2_PFD_REGISTER"
|
|
bitfld.long 0x00 31. "PFD3_DIV1_CLKGATE,PFD3_DIV1_CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 30. "PFD3_STABLE,PFD3_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "PFD3_FRAC,PFD3_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 23. "PFD2_DIV1_CLKGATE,PFD2_DIV1_CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 22. "PFD2_STABLE,PFD2_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "PFD2_FRAC,PFD2_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "PFD1_DIV1_CLKGATE,PFD1_DIV1_CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 14. "PFD1_STABLE,PFD1_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--13. "PFD1_FRAC,PFD1_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 7. "PFD0_DIV1_CLKGATE,PFD0_DIV1_CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 6. "PFD0_STABLE,PFD0_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "PFD0_FRAC,PFD0_FRAC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "SYS_PLL2_MFD,SYS_PLL2_MFD_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "MFD,Denominator"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "SYS_PLL1_SS,SYS_PLL1_SS_REGISTER"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,STOP"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable Spread Spectrum,1: Enable Spread Spectrum"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,STEP"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "SYS_PLL1_CTRL,SYS_PLL1_CTRL_REGISTER"
|
|
bitfld.long 0x00 31. "SYS_PLL1_CONTROL_MODE,SYS_PLL1_CONTROL_MODE" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
rbitfld.long 0x00 30. "SYS_PLL1_AI_BUSY,SYS_PLL1_AI_BUSY" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 29. "SYS_PLL1_STABLE,SYS_PLL1_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SYS_PLL1_DIV2_CONTROL_MODE,SYS_PLL1_DIV2_CONTROL_MODE" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 27. "SYS_PLL1_DIV5_CONTROL_MODE,SYS_PLL1_DIV5_CONTROL_MODE" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
bitfld.long 0x00 26. "SYS_PLL1_DIV5,SYS_PLL1_DIV5" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "SYS_PLL1_DIV2,SYS_PLL1_DIV2" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "SYS_PLL1_GATE,SYS_PLL1_GATE" "0: No gate,1: Gate the output"
|
|
newline
|
|
bitfld.long 0x00 13. "ENABLE_CLK,ENABLE_CLK" "0,1"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "SYS_PLL1_DENOMINATOR,SYS_PLL1_DENOMINATOR_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,DENOM"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "SYS_PLL1_NUMERATOR,SYS_PLL1_NUMERATOR_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,NUM"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "SYS_PLL1_DIV_SELECT,SYS_PLL1_DIV_SELECT_REGISTER"
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "PLL_AUDIO_CTRL,PLL_AUDIO_CTRL_REGISTER"
|
|
bitfld.long 0x00 31. "PLL_AUDIO_CONTROL_MODE,pll_audio_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
rbitfld.long 0x00 30. "PLL_AUDIO_AI_BUSY,pll_audio_ai_busy" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 29. "PLL_AUDIO_STABLE,PLL_AUDIO_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "PLL_AUDIO_GATE,PLL_AUDIO_GATE" "0: No gate,1: Gate the output"
|
|
newline
|
|
bitfld.long 0x00 13. "ENABLE_CLK,ENABLE_CLK" "0,1"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "PLL_AUDIO_SS,PLL_AUDIO_SS_REGISTER"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,STOP"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable Spread Spectrum,1: Enable Spread Spectrum"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,STEP"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "PLL_AUDIO_DENOMINATOR,PLL_AUDIO_DENOMINATOR_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,DENOM"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "PLL_AUDIO_NUMERATOR,PLL_AUDIO_NUMERATOR_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,NUM"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "PLL_AUDIO_DIV_SELECT,PLL_AUDIO_DIV_SELECT_REGISTER"
|
|
hexmask.long.byte 0x00 0.--6. 1. "PLL_AUDIO_DIV_SELECT,PLL_AUDIO_DIV_SELECT"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "PLL_VIDEO_CTRL,PLL_VIDEO_CTRL_REGISTER"
|
|
bitfld.long 0x00 31. "PLL_VIDEO_CONTROL_MODE,pll_video_control_mode" "0: Software Mode (Default),1: GPC Mode"
|
|
newline
|
|
rbitfld.long 0x00 30. "PLL_VIDEO_AI_BUSY,pll_video_ai_busy" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 29. "PLL_VIDEO_STABLE,PLL_VIDEO_STABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "PLL_VIDEO_COUNTER_CLR,pll_video_counter_clr" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "PLL_VIDEO_GATE,PLL_VIDEO_GATE" "0: No gate,1: Gate the output"
|
|
newline
|
|
bitfld.long 0x00 13. "ENABLE_CLK,ENABLE_CLK" "0,1"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "PLL_VIDEO_SS,PLL_VIDEO_SS_REGISTER"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,STOP"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable Spread Spectrum,1: Enable Spread Spectrum"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,STEP"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "PLL_VIDEO_DENOMINATOR,PLL_VIDEO_DENOMINATOR_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,DENOM"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "PLL_VIDEO_NUMERATOR,PLL_VIDEO_NUMERATOR_REGISTER"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,NUM"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "PLL_VIDEO_DIV_SELECT,PLL_VIDEO_DIV_SELECT_REGISTER"
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
tree.end
|
|
tree "ANADIG_PMU"
|
|
base ad:0x40C84000
|
|
group.long 0x500++0x03
|
|
line.long 0x00 "PMU_LDO_PLL,PMU_LDO_PLL_REGISTER"
|
|
rbitfld.long 0x00 30. "LDO_PLL_AI_BUSY,ldo_pll_busy" "0,1"
|
|
bitfld.long 0x00 16. "LDO_PLL_AI_TOGGLE,ldo_pll_ai_toggle" "0,1"
|
|
bitfld.long 0x00 1. "LDO_PLL_CONTROL_MODE,LDO_PLL_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
newline
|
|
bitfld.long 0x00 0. "LDO_PLL_ENABLE,LDO_PLL_ENABLE" "0,1"
|
|
group.long 0x550++0x03
|
|
line.long 0x00 "PMU_BIAS_CTRL,PMU_BIAS_CTRL_REGISTER"
|
|
bitfld.long 0x00 14. "WB_VDD_SEL_1P8,wb_vdd_sel_1p8" "0: VDD_LV1,1: VDD_LV2"
|
|
hexmask.long.word 0x00 0.--12. 1. "WB_CFG_1P8,wb_cfg_1p8"
|
|
group.long 0x560++0x03
|
|
line.long 0x00 "PMU_BIAS_CTRL2,PMU_BIAS_CTRL2_REGISTER"
|
|
rbitfld.long 0x00 26. "WB_OK,Digital Output pin" "0,1"
|
|
rbitfld.long 0x00 25. "WB_TST_DIG_OUT,Digital output" "0,1"
|
|
bitfld.long 0x00 24. "WB_EN,wb_en" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "RBB_LPSR_CONTROL_MODE,RBB_LPSR_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
bitfld.long 0x00 22. "RBB_SOC_CONTROL_MODE,RBB_SOC_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
bitfld.long 0x00 21. "FBB_M7_CONTROL_MODE,FBB_M7_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
newline
|
|
hexmask.long.byte 0x00 13.--20. 1. "WB_ADJ_1P8,wb_adj_1p8"
|
|
bitfld.long 0x00 10.--12. "WB_PWR_SW_EN_1P8,MODSEL_wb_tst_md_1p8" "?,1: No BB,2: bb1,?,4: bb2,?..."
|
|
hexmask.long.word 0x00 1.--9. 1. "WB_TST_MD,TMOD_wb_tst_md_1p8"
|
|
group.long 0x570++0x03
|
|
line.long 0x00 "PMU_REF_CTRL,PMU_REF_CTRL_REGISTER"
|
|
bitfld.long 0x00 4. "EN_PLL_VOL_REF_BUFFER,en_pll_vol_ref_buffer" "0,1"
|
|
bitfld.long 0x00 3. "REF_CONTROL_MODE,REF_CONTROL_MODE" "0: SW Control,1: HW Control"
|
|
bitfld.long 0x00 2. "REF_ENABLE,REF_ENABLE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 1. "REF_AI_BUSY,ref_ai_busy" "0,1"
|
|
bitfld.long 0x00 0. "REF_AI_TOGGLE,ref_ai_toggle" "0,1"
|
|
group.long 0x580++0x03
|
|
line.long 0x00 "PMU_POWER_DETECT_CTRL,PMU_POWER_DETECT_CTRL_REGISTER"
|
|
bitfld.long 0x00 8. "CKGB_LPSR1P0,ckgb_lpsr1p0" "0,1"
|
|
group.long 0x600++0x03
|
|
line.long 0x00 "LDO_PLL_ENABLE_SP,LDO_PLL_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT6" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "LDO_LPSR_ANA_ENABLE_SP,LDO_LPSR_ANA_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT6" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "LDO_LPSR_ANA_LP_MODE_SP,LDO_LPSR_ANA_LP_MODE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "LP_MODE_SETPONIT15,LP_MODE_SETPOINT15" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 14. "LP_MODE_SETPONIT14,LP_MODE_SETPOINT14" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 13. "LP_MODE_SETPONIT13,LP_MODE_SETPOINT13" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 12. "LP_MODE_SETPONIT12,LP_MODE_SETPOINT12" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 11. "LP_MODE_SETPONIT11,LP_MODE_SETPOINT11" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 10. "LP_MODE_SETPONIT10,LP_MODE_SETPOINT10" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 9. "LP_MODE_SETPONIT9,LP_MODE_SETPOINT9" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 8. "LP_MODE_SETPONIT8,LP_MODE_SETPOINT8" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 7. "LP_MODE_SETPONIT7,LP_MODE_SETPOINT7" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 6. "LP_MODE_SETPONIT6,LP_MODE_SETPOINT6" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 5. "LP_MODE_SETPONIT5,LP_MODE_SETPOINT5" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 4. "LP_MODE_SETPONIT4,LP_MODE_SETPOINT4" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 3. "LP_MODE_SETPONIT3,LP_MODE_SETPOINT3" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 2. "LP_MODE_SETPONIT2,LP_MODE_SETPOINT2" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 1. "LP_MODE_SETPOINT1,LP_MODE_SETPOINT1" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 0. "LP_MODE_SETPOINT0,LP_MODE_SETPOINT0" "0: lp0,1: hp1"
|
|
group.long 0x630++0x03
|
|
line.long 0x00 "LDO_LPSR_ANA_TRACKING_EN_SP,LDO_LPSR_ANA_TRACKING_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "TRACKING_EN_SETPOINT15,TRACKING_EN_SETPOINT15" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "TRACKING_EN_SETPOINT14,TRACKING_EN_SETPOINT14" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "TRACKING_EN_SETPOINT13,TRACKING_EN_SETPOINT13" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "TRACKING_EN_SETPOINT12,TRACKING_EN_SETPOINT12" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "TRACKING_EN_SETPOINT11,TRACKING_EN_SETPOINT11" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "TRACKING_EN_SETPOINT10,TRACKING_EN_SETPOINT10" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "TRACKING_EN_SETPOINT9,TRACKING_EN_SETPOINT9" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "TRACKING_EN_SETPOINT8,TRACKING_EN_SETPOINT8" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "TRACKING_EN_SETPOINT7,TRACKING_EN_SETPOINT7" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "TRACKING_EN_SETPOINT6,TRACKING_EN_SETPOINT6" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "TRACKING_EN_SETPOINT5,TRACKING_EN_SETPOINT5" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "TRACKING_EN_SETPOINT4,TRACKING_EN_SETPOINT4" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "TRACKING_EN_SETPOINT3,TRACKING_EN_SETPOINT3" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "TRACKING_EN_SETPOINT2,TRACKING_EN_SETPOINT2" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "TRACKING_EN_SETPOINT1,TRACKING_EN_SETPOINT1" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TRACKING_EN_SETPOINT0,TRACKING_EN_SETPOINT0" "0: Disabled,1: Enabled"
|
|
group.long 0x640++0x03
|
|
line.long 0x00 "LDO_LPSR_ANA_BYPASS_EN_SP,LDO_LPSR_ANA_BYPASS_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "BYPASS_EN_SETPOINT15,BYPASS_EN_SETPOINT15" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "BYPASS_EN_SETPOINT14,BYPASS_EN_SETPOINT14" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "BYPASS_EN_SETPOINT13,BYPASS_EN_SETPOINT13" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "BYPASS_EN_SETPOINT12,BYPASS_EN_SETPOINT12" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "BYPASS_EN_SETPOINT11,BYPASS_EN_SETPOINT11" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "BYPASS_EN_SETPOINT10,BYPASS_EN_SETPOINT10" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "BYPASS_EN_SETPOINT9,BYPASS_EN_SETPOINT9" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "BYPASS_EN_SETPOINT8,BYPASS_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "BYPASS_EN_SETPOINT7,BYPASS_EN_SETPOINT7" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "BYPASS_EN_SETPOINT6,BYPASS_EN_SETPOINT6" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "BYPASS_EN_SETPOINT5,BYPASS_EN_SETPOINT5" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "BYPASS_EN_SETPOINT4,BYPASS_EN_SETPOINT4" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "BYPASS_EN_SETPOINT3,BYPASS_EN_SETPOINT3" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "BYPASS_EN_SETPOINT2,BYPASS_EN_SETPOINT2" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "BYPASS_EN_SETPOINT1,BYPASS_EN_SETPOINT1" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "BYPASS_EN_SETPOINT0,BYPASS_EN_SETPOINT0" "0: Disabled,1: Enabled"
|
|
group.long 0x650++0x03
|
|
line.long 0x00 "LDO_LPSR_ANA_STBY_EN_SP,LDO_LPSR_ANA_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,STBY_EN_SETPOINT15" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,STBY_EN_SETPOINT14" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,STBY_EN_SETPOINT13" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,STBY_EN_SETPOINT12" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,STBY_EN_SETPOINT11" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,STBY_EN_SETPOINT10" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,STBY_EN_SETPOINT9" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,STBY_EN_SETPOINT8" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,STBY_EN_SETPOINT7" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,STBY_EN_SETPOINT6" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,STBY_EN_SETPOINT5" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,STBY_EN_SETPOINT4" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,STBY_EN_SETPOINT3" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,STBY_EN_SETPOINT2" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,STBY_EN_SETPOINT1" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,STBY_EN_SETPOINT0" "0: Disabled,1: Enabled"
|
|
group.long 0x660++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_ENABLE_SP,LDO_LPSR_DIG_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT6" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x670++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_TRG_SP0,LDO_LPSR_DIG_TRG_SP0_REGISTER"
|
|
hexmask.long.byte 0x00 24.--31. 1. "VOLTAGE_SETPOINT3,VOLTAGE_SETPOINT3"
|
|
hexmask.long.byte 0x00 16.--23. 1. "VOLTAGE_SETPOINT2,VOLTAGE_SETPOINT2"
|
|
hexmask.long.byte 0x00 8.--15. 1. "VOLTAGE_SETPOINT1,VOLTAGE_SETPOINT1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VOLTAGE_SETPOINT0,VOLTAGE_SETPOINT0"
|
|
group.long 0x680++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_TRG_SP1,LDO_LPSR_DIG_TRG_SP1_REGISTER"
|
|
hexmask.long.byte 0x00 24.--31. 1. "VOLTAGE_SETPOINT7,VOLTAGE_SETPOINT7"
|
|
hexmask.long.byte 0x00 16.--23. 1. "VOLTAGE_SETPOINT6,VOLTAGE_SETPOINT6"
|
|
hexmask.long.byte 0x00 8.--15. 1. "VOLTAGE_SETPOINT5,VOLTAGE_SETPOINT5"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VOLTAGE_SETPOINT4,VOLTAGE_SETPOINT4"
|
|
group.long 0x690++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_TRG_SP2,LDO_LPSR_DIG_TRG_SP2_REGISTER"
|
|
hexmask.long.byte 0x00 24.--31. 1. "VOLTAGE_SETPOINT11,VOLTAGE_SETPOINT11"
|
|
hexmask.long.byte 0x00 16.--23. 1. "VOLTAGE_SETPOINT10,VOLTAGE_SETPOINT10"
|
|
hexmask.long.byte 0x00 8.--15. 1. "VOLTAGE_SETPOINT9,VOLTAGE_SETPOINT9"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VOLTAGE_SETPOINT8,VOLTAGE_SETPOINT8"
|
|
group.long 0x6A0++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_TRG_SP3,LDO_LPSR_DIG_TRG_SP3_REGISTER"
|
|
hexmask.long.byte 0x00 24.--31. 1. "VOLTAGE_SETPOINT15,VOLTAGE_SETPOINT15"
|
|
hexmask.long.byte 0x00 16.--23. 1. "VOLTAGE_SETPOINT14,VOLTAGE_SETPOINT14"
|
|
hexmask.long.byte 0x00 8.--15. 1. "VOLTAGE_SETPOINT13,VOLTAGE_SETPOINT13"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "VOLTAGE_SETPOINT12,VOLTAGE_SETPOINT12"
|
|
group.long 0x6B0++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_LP_MODE_SP,LDO_LPSR_DIG_LP_MODE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "LP_MODE_SETPOINT15,LP_MODE_SETPOINT15" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 14. "LP_MODE_SETPOINT14,LP_MODE_SETPOINT14" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 13. "LP_MODE_SETPOINT13,LP_MODE_SETPOINT13" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 12. "LP_MODE_SETPOINT12,LP_MODE_SETPOINT12" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 11. "LP_MODE_SETPOINT11,LP_MODE_SETPOINT11" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 10. "LP_MODE_SETPOINT10,LP_MODE_SETPOINT10" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 9. "LP_MODE_SETPOINT9,LP_MODE_SETPOINT9" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 8. "LP_MODE_SETPOINT8,LP_MODE_SETPOINT8" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 7. "LP_MODE_SETPOINT7,LP_MODE_SETPOINT7" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 6. "LP_MODE_SETPOINT6,LP_MODE_SETPOINT6" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 5. "LP_MODE_SETPOINT5,LP_MODE_SETPOINT5" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 4. "LP_MODE_SETPOINT4,LP_MODE_SETPOINT4" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 3. "LP_MODE_SETPOINT3,LP_MODE_SETPOINT3" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 2. "LP_MODE_SETPOINT2,LP_MODE_SETPOINT2" "0: lp0,1: hp1"
|
|
bitfld.long 0x00 1. "LP_MODE_SETPOINT1,LP_MODE_SETPOINT1" "0: lp0,1: hp1"
|
|
newline
|
|
bitfld.long 0x00 0. "LP_MODE_SETPOINT0,LP_MODE_SETPOINT0" "0: lp0,1: hp1"
|
|
group.long 0x6C0++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_TRACKING_EN_SP,LDO_LPSR_DIG_TRACKING_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "TRACKING_EN_SETPOINT15,TRACKING_EN_SETPOINT15" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "TRACKING_EN_SETPOINT14,TRACKING_EN_SETPOINT14" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "TRACKING_EN_SETPOINT13,TRACKING_EN_SETPOINT13" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "TRACKING_EN_SETPOINT12,TRACKING_EN_SETPOINT12" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "TRACKING_EN_SETPOINT11,TRACKING_EN_SETPOINT11" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "TRACKING_EN_SETPOINT10,TRACKING_EN_SETPOINT10" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "TRACKING_EN_SETPOINT9,TRACKING_EN_SETPOINT9" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "TRACKING_EN_SETPOINT8,TRACKING_EN_SETPOINT8" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "TRACKING_EN_SETPOINT7,TRACKING_EN_SETPOINT7" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "TRACKING_EN_SETPOINT6,TRACKING_EN_SETPOINT6" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "TRACKING_EN_SETPOINT5,TRACKING_EN_SETPOINT5" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "TRACKING_EN_SETPOINT4,TRACKING_EN_SETPOINT4" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "TRACKING_EN_SETPOINT3,TRACKING_EN_SETPOINT3" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "TRACKING_EN_SETPOINT2,TRACKING_EN_SETPOINT2" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "TRACKING_EN_SETPOINT1,TRACKING_EN_SETPOINT1" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TRACKING_EN_SETPOINT0,TRACKING_EN_SETPOINT0" "0: Disabled,1: Enabled"
|
|
group.long 0x6D0++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_BYPASS_EN_SP,LDO_LPSR_DIG_BYPASS_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "BYPASS_EN_SETPOINT15,BYPASS_EN_SETPOINT15" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "BYPASS_EN_SETPOINT14,BYPASS_EN_SETPOINT14" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "BYPASS_EN_SETPOINT13,BYPASS_EN_SETPOINT13" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "BYPASS_EN_SETPOINT12,BYPASS_EN_SETPOINT12" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "BYPASS_EN_SETPOINT11,BYPASS_EN_SETPOINT11" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "BYPASS_EN_SETPOINT10,BYPASS_EN_SETPOINT10" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "BYPASS_EN_SETPOINT9,BYPASS_EN_SETPOINT9" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "BYPASS_EN_SETPOINT8,BYPASS_EN_SETPOINT8" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "BYPASS_EN_SETPOINT7,BYPASS_EN_SETPOINT7" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "BYPASS_EN_SETPOINT6,BYPASS_EN_SETPOINT6" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "BYPASS_EN_SETPOINT5,BYPASS_EN_SETPOINT5" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "BYPASS_EN_SETPOINT4,BYPASS_EN_SETPOINT4" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "BYPASS_EN_SETPOINT3,BYPASS_EN_SETPOINT3" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "BYPASS_EN_SETPOINT2,BYPASS_EN_SETPOINT2" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "BYPASS_EN_SETPOINT1,BYPASS_EN_SETPOINT1" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "BYPASS_EN_SETPOINT0,BYPASS_EN_SETPOINT0" "0: Disabled,1: Enabled"
|
|
group.long 0x6E0++0x03
|
|
line.long 0x00 "LDO_LPSR_DIG_STBY_EN_SP,LDO_LPSR_DIG_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,STBY_EN_SETPOINT15" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,STBY_EN_SETPOINT14" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,STBY_EN_SETPOINT13" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,STBY_EN_SETPOINT12" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,STBY_EN_SETPOINT11" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,STBY_EN_SETPOINT10" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,STBY_EN_SETPOINT9" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,STBY_EN_SETPOINT8" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,STBY_EN_SETPOINT7" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,STBY_EN_SETPOINT6" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,STBY_EN_SETPOINT5" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,STBY_EN_SETPOINT4" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,STBY_EN_SETPOINT3" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,STBY_EN_SETPOINT2" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,STBY_EN_SETPOINT1" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,STBY_EN_SETPOINT0" "0: Disabled,1: Enabled"
|
|
group.long 0x6F0++0x03
|
|
line.long 0x00 "BANDGAP_ENABLE_SP,BANDGAP_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x700++0x03
|
|
line.long 0x00 "FBB_M7_ENABLE_SP,FBB_M7_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT6" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x710++0x03
|
|
line.long 0x00 "RBB_SOC_ENABLE_SP,RBB_SOC_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT6" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x720++0x03
|
|
line.long 0x00 "RBB_LPSR_ENABLE_SP,RBB_LPSR_ENABLE_SP_REGISTER"
|
|
bitfld.long 0x00 15. "ON_OFF_SETPOINT15,ON_OFF_SETPOINT15" "0: s0,1: OFF"
|
|
bitfld.long 0x00 14. "ON_OFF_SETPOINT14,ON_OFF_SETPOINT14" "0: s0,1: OFF"
|
|
bitfld.long 0x00 13. "ON_OFF_SETPOINT13,ON_OFF_SETPOINT13" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 12. "ON_OFF_SETPOINT12,ON_OFF_SETPOINT12" "0: s0,1: OFF"
|
|
bitfld.long 0x00 11. "ON_OFF_SETPOINT11,ON_OFF_SETPOINT11" "0: s0,1: OFF"
|
|
bitfld.long 0x00 10. "ON_OFF_SETPOINT10,ON_OFF_SETPOINT10" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 9. "ON_OFF_SETPOINT9,ON_OFF_SETPOINT9" "0: s0,1: OFF"
|
|
bitfld.long 0x00 8. "ON_OFF_SETPOINT8,ON_OFF_SETPOINT8" "0: s0,1: OFF"
|
|
bitfld.long 0x00 7. "ON_OFF_SETPOINT7,ON_OFF_SETPOINT7" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 6. "ON_OFF_SETPOINT6,ON_OFF_SETPOINT6" "0: s0,1: OFF"
|
|
bitfld.long 0x00 5. "ON_OFF_SETPOINT5,ON_OFF_SETPOINT5" "0: s0,1: OFF"
|
|
bitfld.long 0x00 4. "ON_OFF_SETPOINT4,ON_OFF_SETPOINT4" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 3. "ON_OFF_SETPOINT3,ON_OFF_SETPOINT3" "0: s0,1: OFF"
|
|
bitfld.long 0x00 2. "ON_OFF_SETPOINT2,ON_OFF_SETPOINT2" "0: s0,1: OFF"
|
|
bitfld.long 0x00 1. "ON_OFF_SETPOINT1,ON_OFF_SETPOINT1" "0: s0,1: OFF"
|
|
newline
|
|
bitfld.long 0x00 0. "ON_OFF_SETPOINT0,ON_OFF_SETPOINT0" "0: s0,1: OFF"
|
|
group.long 0x730++0x03
|
|
line.long 0x00 "BANDGAP_STBY_EN_SP,BANDGAP_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,STBY_EN_SETPOINT" "0: Disabled,1: Enabled"
|
|
group.long 0x740++0x03
|
|
line.long 0x00 "PLL_LDO_STBY_EN_SP,PLL_LDO_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,Standby mode" "0: Disabled,1: Enabled"
|
|
group.long 0x750++0x03
|
|
line.long 0x00 "FBB_M7_STBY_EN_SP,FBB_M7_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,Standby mode" "0: Disabled,1: Enabled"
|
|
group.long 0x760++0x03
|
|
line.long 0x00 "RBB_SOC_STBY_EN_SP,RBB_SOC_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,Standby mode" "0: Disabled,1: Enabled"
|
|
group.long 0x770++0x03
|
|
line.long 0x00 "RBB_LPSR_STBY_EN_SP,RBB_LPSR_STBY_EN_SP_REGISTER"
|
|
bitfld.long 0x00 15. "STBY_EN_SETPOINT15,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 14. "STBY_EN_SETPOINT14,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 13. "STBY_EN_SETPOINT13,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "STBY_EN_SETPOINT12,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 11. "STBY_EN_SETPOINT11,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 10. "STBY_EN_SETPOINT10,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STBY_EN_SETPOINT9,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 8. "STBY_EN_SETPOINT8,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 7. "STBY_EN_SETPOINT7,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "STBY_EN_SETPOINT6,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 5. "STBY_EN_SETPOINT5,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 4. "STBY_EN_SETPOINT4,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "STBY_EN_SETPOINT3,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 2. "STBY_EN_SETPOINT2,Standby mode" "0: Disabled,1: Enabled"
|
|
bitfld.long 0x00 1. "STBY_EN_SETPOINT1,Standby mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_EN_SETPOINT0,Standby mode" "0: Disabled,1: Enabled"
|
|
group.long 0x780++0x03
|
|
line.long 0x00 "FBB_M7_CONFIGURE,FBB_M7_CONFIGURE_REGISTER"
|
|
bitfld.long 0x00 11.--13. "REGULATOR_STRENGTH,regulator_strength" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "OSCILLATOR_BITS,oscillator_bits" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 4.--7. "WB_CFG_NW,wb_cfg_nw" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WB_CFG_PW,wb_cfg_pw" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x790++0x03
|
|
line.long 0x00 "RBB_LPSR_CONFIGURE,RBB_LPSR_CONFIGURE_REGISTER"
|
|
bitfld.long 0x00 11.--13. "REGULATOR_STRENGTH,regulator_strength" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "OSCILLATOR_BITS,oscillator_bits" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 4.--7. "WB_CFG_NW,wb_cfg_nw" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WB_CFG_PW,wb_cfg_pw" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x7A0++0x03
|
|
line.long 0x00 "RBB_SOC_CONFIGURE,RBB_SOC_CONFIGURE_REGISTER"
|
|
bitfld.long 0x00 11.--13. "REGULATOR_STRENGTH,regulator_strength" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "OSCILLATOR_BITS,oscillator_bits" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 4.--7. "WB_CFG_NW,wb_cfg_nw" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WB_CFG_PW,wb_cfg_pw" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x7B0++0x03
|
|
line.long 0x00 "REFTOP_OTP_TRIM_VALUE,REFTOP_OTP_TRIM_VALUE_REGISTER"
|
|
bitfld.long 0x00 6. "REFTOP_TRIM_EN,REFTOP_TRIM_EN" "0,1"
|
|
bitfld.long 0x00 3.--5. "REFTOP_VBGADJ,REFTOP_VBGADJ" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. "REFTOP_IBZTCADJ,REFTOP_IBZTCADJ" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0x7D0++0x03
|
|
line.long 0x00 "LPSR_1P8_LDO_OTP_TRIM_VALUE,LPSR_1P8_LDO_OTP_TRIM_VALUE_REGISTER"
|
|
bitfld.long 0x00 2. "LPSR_LDO_1P8_TRIM_EN,LPSR_LDO_1P8_TRIM_EN" "0,1"
|
|
bitfld.long 0x00 0.--1. "LPSR_LDO_1P8_TRIM,LPSR_LDO_1P8_TRIM" "0,1,2,3"
|
|
tree.end
|
|
tree "ANADIG_TEMPSENSOR"
|
|
base ad:0x40C84000
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "TEMPSENSOR,Tempsensor Register"
|
|
rbitfld.long 0x00 16. "TEMPSNS_AI_BUSY,AI Busy monitor" "0,1"
|
|
bitfld.long 0x00 15. "TEMPSNS_AI_TOGGLE,AI toggle" "0,1"
|
|
rgroup.long 0x430++0x03
|
|
line.long 0x00 "TEMPSNS_OTP_TRIM_VALUE,TEMPSNS_OTP_TRIM_VALUE_REGISTER"
|
|
hexmask.long.word 0x00 10.--21. 1. "TEMPSNS_TEMP_VAL,Temperature Value at 25C"
|
|
tree.end
|
|
tree.end
|
|
tree "AOI (And-Or-Inverter)"
|
|
repeat 2. (list 1. 2.) (list ad:0x400B8000 ad:0x400BC000)
|
|
tree "AOI$1"
|
|
base $2
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "BFCRT010,Boolean Function Term 0 and 1 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT0_AC,Product term 0 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT0_BC,Product term 0 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT0_CC,Product term 0 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT0_DC,Product term 0 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT1_AC,Product term 1 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT1_BC,Product term 1 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT1_CC,Product term 1 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT1_DC,Product term 1 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "BFCRT230,Boolean Function Term 2 and 3 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT2_AC,Product term 2 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT2_BC,Product term 2 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT2_CC,Product term 2 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT2_DC,Product term 2 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT3_AC,Product term 3 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT3_BC,Product term 3 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT3_CC,Product term 3 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT3_DC,Product term 3 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "BFCRT011,Boolean Function Term 0 and 1 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT0_AC,Product term 0 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT0_BC,Product term 0 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT0_CC,Product term 0 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT0_DC,Product term 0 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT1_AC,Product term 1 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT1_BC,Product term 1 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT1_CC,Product term 1 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT1_DC,Product term 1 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "BFCRT231,Boolean Function Term 2 and 3 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT2_AC,Product term 2 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT2_BC,Product term 2 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT2_CC,Product term 2 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT2_DC,Product term 2 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT3_AC,Product term 3 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT3_BC,Product term 3 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT3_CC,Product term 3 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT3_DC,Product term 3 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "BFCRT012,Boolean Function Term 0 and 1 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT0_AC,Product term 0 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT0_BC,Product term 0 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT0_CC,Product term 0 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT0_DC,Product term 0 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT1_AC,Product term 1 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT1_BC,Product term 1 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT1_CC,Product term 1 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT1_DC,Product term 1 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x0A++0x01
|
|
line.word 0x00 "BFCRT232,Boolean Function Term 2 and 3 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT2_AC,Product term 2 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT2_BC,Product term 2 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT2_CC,Product term 2 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT2_DC,Product term 2 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT3_AC,Product term 3 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT3_BC,Product term 3 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT3_CC,Product term 3 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT3_DC,Product term 3 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "BFCRT013,Boolean Function Term 0 and 1 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT0_AC,Product term 0 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT0_BC,Product term 0 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT0_CC,Product term 0 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT0_DC,Product term 0 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT1_AC,Product term 1 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT1_BC,Product term 1 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT1_CC,Product term 1 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT1_DC,Product term 1 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "BFCRT233,Boolean Function Term 2 and 3 Configuration Register for EVENTn"
|
|
bitfld.word 0x00 14.--15. "PT2_AC,Product term 2 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 12.--13. "PT2_BC,Product term 2 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 10.--11. "PT2_CC,Product term 2 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 8.--9. "PT2_DC,Product term 2 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 6.--7. "PT3_AC,Product term 3 A input configuration" "0: Force the A input in this product term to a..,1: Pass the A input in this product term,2: Complement the A input in this product term,3: Force the A input in this product term to a.."
|
|
bitfld.word 0x00 4.--5. "PT3_BC,Product term 3 B input configuration" "0: Force the B input in this product term to a..,1: Pass the B input in this product term,2: Complement the B input in this product term,3: Force the B input in this product term to a.."
|
|
newline
|
|
bitfld.word 0x00 2.--3. "PT3_CC,Product term 3 C input configuration" "0: Force the C input in this product term to a..,1: Pass the C input in this product term,2: Complement the C input in this product term,3: Force the C input in this product term to a.."
|
|
bitfld.word 0x00 0.--1. "PT3_DC,Product term 3 D input configuration" "0: Force the D input in this product term to a..,1: Pass the D input in this product term,2: Complement the D input in this product term,3: Force the D input in this product term to a.."
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "ASRC (Asynchronous Sample Rate Converter)"
|
|
base ad:0x40414000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "ASRCTR,ASRC Control Register"
|
|
bitfld.long 0x00 22. "ATSC,ATSC" "0: Pair C does not automatically update its..,1: Pair C automatically updates its.."
|
|
bitfld.long 0x00 21. "ATSB,ATSB" "0: Pair B does not automatically update its..,1: Pair B automatically updates its.."
|
|
newline
|
|
bitfld.long 0x00 20. "ATSA,ATSA" "0: Pair A does not automatically update its..,1: Pair A automatically updates its.."
|
|
bitfld.long 0x00 18. "USRC,USRC" "0: Do not use ratio as the input to ASRC for..,1: Use ratio as the input to ASRC for pair C"
|
|
newline
|
|
bitfld.long 0x00 17. "IDRC,IDRC" "0: ASRC internal measured ratio is used,1: Ideal ratio from the interface register.."
|
|
bitfld.long 0x00 16. "USRB,USRB" "0: Do not use ratio as the input to ASRC for..,1: Use ratio as the input to ASRC for pair B"
|
|
newline
|
|
bitfld.long 0x00 15. "IDRB,IDRB" "0: ASRC internal measured ratio is used,1: Ideal ratio from the interface register.."
|
|
bitfld.long 0x00 14. "USRA,USRA" "0: Do not use ratio as the input to ASRC for..,1: Use ratio as the input to ASRC for pair A"
|
|
newline
|
|
bitfld.long 0x00 13. "IDRA,IDRA" "0: ASRC internal measured ratio is used,1: Ideal ratio from the interface register.."
|
|
bitfld.long 0x00 4. "SRST,SRST" "0: ASRC Software reset cleared,1: ASRC Software reset generated"
|
|
newline
|
|
bitfld.long 0x00 3. "ASREC,ASREC" "0: operation of conversion C is disabled,1: operation of conversion C is enabled"
|
|
bitfld.long 0x00 2. "ASREB,ASREB" "0: operation of conversion B is disabled,1: operation of conversion B is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ASREA,ASREA" "0: operation of conversion A is disabled,1: operation of conversion A is enabled"
|
|
bitfld.long 0x00 0. "ASRCEN,ASRCEN" "0: operation of ASRC disabled,1: operation ASRC is enabled"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "ASRIER,ASRC Interrupt Enable Register"
|
|
bitfld.long 0x00 7. "AFPWE,AFPWE" "0: interrupt disabled,1: interrupt enabled"
|
|
bitfld.long 0x00 6. "AOLIE,AOLIE" "0: interrupt disabled,1: interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "ADOEC,ADOEC" "0: interrupt disabled,1: interrupt enabled"
|
|
bitfld.long 0x00 4. "ADOEB,ADOEB" "0: interrupt disabled,1: interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "ADOEA,ADOEA" "0: interrupt disabled,1: interrupt enabled"
|
|
bitfld.long 0x00 2. "ADIEC,ADIEC" "0: interrupt disabled,1: interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ADIEB,ADIEB" "0: interrupt disabled,1: interrupt enabled"
|
|
bitfld.long 0x00 0. "ADIEA,ADIEA" "0: interrupt disabled,1: interrupt enabled"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ASRCNCR,ASRC Channel Number Configuration Register"
|
|
bitfld.long 0x00 8.--11. "ANCC,ANCC" "0: 0 channels in C (Pair C is disabled),1: 1 channel in C,2: 2 channels in C,3: 3 channels in C,4: 4 channels in C,5: 5 channels in C,6: 6 channels in C,7: 7 channels in C,8: 8 channels in C,9: 9 channels in C,10: 10 channels in C,11: Should not be used,12: Should not be used,13: Should not be used,14: Should not be used,15: Should not be used"
|
|
bitfld.long 0x00 4.--7. "ANCB,ANCB" "0: 0 channels in B (Pair B is disabled),1: 1 channel in B,2: 2 channels in B,3: 3 channels in B,4: 4 channels in B,5: 5 channels in B,6: 6 channels in B,7: 7 channels in B,8: 8 channels in B,9: 9 channels in B,10: 10 channels in B,11: Should not be used,12: Should not be used,13: Should not be used,14: Should not be used,15: Should not be used"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "ANCA,ANCA" "0: 0 channels in A (Pair A is disabled),1: 1 channel in A,2: 2 channels in A,3: 3 channels in A,4: 4 channels in A,5: 5 channels in A,6: 6 channels in A,7: 7 channels in A,8: 8 channels in A,9: 9 channels in A,10: 10 channels in A,11: Should not be used,12: Should not be used,13: Should not be used,14: Should not be used,15: Should not be used"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ASRCFG,ASRC Filter Configuration Status Register"
|
|
rbitfld.long 0x00 23. "INIRQC,INIRQC" "0: Initialization for Conversion Pair C not served,1: Initialization for Conversion Pair C served"
|
|
rbitfld.long 0x00 22. "INIRQB,INIRQB" "0: Initialization for Conversion Pair B not served,1: Initialization for Conversion Pair B served"
|
|
newline
|
|
rbitfld.long 0x00 21. "INIRQA,INIRQA" "0: Initialization for Conversion Pair A not served,1: Initialization for Conversion Pair A served"
|
|
bitfld.long 0x00 20. "NDPRC,NDPRC" "0: Use default parameters for RAM-stored..,1: Don't use default parameters for RAM-stored.."
|
|
newline
|
|
bitfld.long 0x00 19. "NDPRB,NDPRB" "0: Use default parameters for RAM-stored..,1: Don't use default parameters for RAM-stored.."
|
|
bitfld.long 0x00 18. "NDPRA,NDPRA" "0: Use default parameters for RAM-stored..,1: Don't use default parameters for RAM-stored.."
|
|
newline
|
|
bitfld.long 0x00 16.--17. "POSTMODC,POSTMODC" "0: Select Upsampling-by-2 as defined in Signal..,1: Select Direct-Connection as defined in Signal..,2: Select Downsampling-by-2 as defined in Signal..,?..."
|
|
bitfld.long 0x00 14.--15. "PREMODC,PREMODC" "0: Select Upsampling-by-2,1: Select Direct-Connection,2: Select Downsampling-by-2,3: Select passthrough mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "POSTMODB,POSTMODB" "0: Select Upsampling-by-2,1: Select Direct-Connection,2: Select Downsampling-by-2,?..."
|
|
bitfld.long 0x00 10.--11. "PREMODB,PREMODB" "0: Select Upsampling-by-2,1: Select Direct-Connection,2: Select Downsampling-by-2,3: Select passthrough mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "POSTMODA,POSTMODA" "0: Select Upsampling-by-2,1: Select Direct-Connection,2: Select Downsampling-by-2,?..."
|
|
bitfld.long 0x00 6.--7. "PREMODA,PREMODA" "0: Select Upsampling-by-2,1: Select Direct-Connection,2: Select Downsampling-by-2,3: Select passthrough mode"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "ASRCSR,ASRC Clock Source Register"
|
|
bitfld.long 0x00 20.--23. "AOCSC,AOCSC" "0: bit clock 0,1: bit clock 1,2: bit clock 2,3: bit clock 3,4: bit clock 4,5: bit clock 5,6: bit clock 6,7: bit clock 7,8: bit clock 8,9: bit clock 9,10: bit clock A,11: bit clock B,12: bit clock C,13: bit clock D,14: bit clock E,15: clock disabled connected to zero"
|
|
bitfld.long 0x00 16.--19. "AOCSB,AOCSB" "0: bit clock 0,1: bit clock 1,2: bit clock 2,3: bit clock 3,4: bit clock 4,5: bit clock 5,6: bit clock 6,7: bit clock 7,8: bit clock 8,9: bit clock 9,10: bit clock A,11: bit clock B,12: bit clock C,13: bit clock D,14: bit clock E,15: clock disabled connected to zero"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AOCSA,AOCSA" "0: bit clock 0,1: bit clock 1,2: bit clock 2,3: bit clock 3,4: bit clock 4,5: bit clock 5,6: bit clock 6,7: bit clock 7,8: bit clock 8,9: bit clock 9,10: bit clock A,11: bit clock B,12: bit clock C,13: bit clock D,14: bit clock E,15: clock disabled connected to zero"
|
|
bitfld.long 0x00 8.--11. "AICSC,AICSC" "0: bit clock 0,1: bit clock 1,2: bit clock 2,3: bit clock 3,4: bit clock 4,5: bit clock 5,6: bit clock 6,7: bit clock 7,8: bit clock 8,9: bit clock 9,10: bit clock A,11: bit clock B,12: bit clock C,13: bit clock D,14: bit clock E,15: clock disabled connected to zero"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "AICSB,AICSB" "0: bit clock 0,1: bit clock 1,2: bit clock 2,3: bit clock 3,4: bit clock 4,5: bit clock 5,6: bit clock 6,7: bit clock 7,8: bit clock 8,9: bit clock 9,10: bit clock A,11: bit clock B,12: bit clock C,13: bit clock D,14: bit clock E,15: clock disabled connected to zero"
|
|
bitfld.long 0x00 0.--3. "AICSA,AICSA" "0: bit clock 0,1: bit clock 1,2: bit clock 2,3: bit clock 3,4: bit clock 4,5: bit clock 5,6: bit clock 6,7: bit clock 7,8: bit clock 8,9: bit clock 9,10: bit clock A,11: bit clock B,12: bit clock C,13: bit clock D,14: bit clock E,15: clock disabled connected to zero"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "ASRCDR1,ASRC Clock Divider Register 1"
|
|
bitfld.long 0x00 21.--23. "AOCDB,AOCDB" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 18.--20. "AOCPB,AOCPB" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15.--17. "AOCDA,AOCDA" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 12.--14. "AOCPA,AOCPA" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 9.--11. "AICDB,AICDB" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 6.--8. "AICPB,AICPB" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 3.--5. "AICDA,AICDA" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. "AICPA,AICPA" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "ASRCDR2,ASRC Clock Divider Register 2"
|
|
bitfld.long 0x00 9.--11. "AOCDC,AOCDC" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 6.--8. "AOCPC,AOCPC" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 3.--5. "AICDC,AICDC" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. "AICPC,AICPC" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "ASRSTR,ASRC Status Register"
|
|
bitfld.long 0x00 21. "DSLCNT,DSLCNT" "0: New DSL counter information is in the process..,1: New DSL counter information is stored in the.."
|
|
bitfld.long 0x00 20. "ATQOL,ATQOL" "0: Task queue FIFO logic is not oveloaded,1: Task queue FIFO logic is oveloaded"
|
|
newline
|
|
bitfld.long 0x00 19. "AOOLC,AOOLC" "0: Pair C output task is not oveloaded,1: Pair C output task is oveloaded"
|
|
bitfld.long 0x00 18. "AOOLB,AOOLB" "0: Pair B output task is not oveloaded,1: Pair B output task is oveloaded"
|
|
newline
|
|
bitfld.long 0x00 17. "AOOLA,AOOLA" "0: Pair A output task is not oveloaded,1: Pair A output task is oveloaded"
|
|
bitfld.long 0x00 16. "AIOLC,AIOLC" "0: Pair C input task is not oveloaded,1: Pair C input task is oveloaded"
|
|
newline
|
|
bitfld.long 0x00 15. "AIOLB,AIOLB" "0: Pair B input task is not oveloaded,1: Pair B input task is oveloaded"
|
|
bitfld.long 0x00 14. "AIOLA,AIOLA" "0: Pair A input task is not oveloaded,1: Pair A input task is oveloaded"
|
|
newline
|
|
bitfld.long 0x00 13. "AODOC,AODOC" "0: No Overflow in Output data buffer C,1: Overflow in Output data buffer C"
|
|
bitfld.long 0x00 12. "AODOB,AODOB" "0: No Overflow in Output data buffer B,1: Overflow in Output data buffer B"
|
|
newline
|
|
bitfld.long 0x00 11. "AODOA,AODOA" "0: No Overflow in Output data buffer A,1: Overflow in Output data buffer A"
|
|
bitfld.long 0x00 10. "AIDUC,AIDUC" "0: No Underflow in Input data buffer C,1: Underflow in Input data buffer C"
|
|
newline
|
|
bitfld.long 0x00 9. "AIDUB,AIDUB" "0: No Underflow in Input data buffer B,1: Underflow in Input data buffer B"
|
|
bitfld.long 0x00 8. "AIDUA,AIDUA" "0: No Underflow in Input data buffer A,1: Underflow in Input data buffer A"
|
|
newline
|
|
bitfld.long 0x00 7. "FPWT,FPWT" "0: ASRC is not in wait state,1: ASRC is in wait state"
|
|
bitfld.long 0x00 6. "AOLE,AOLE" "0: No overload,1: Task rate is too high"
|
|
newline
|
|
bitfld.long 0x00 5. "AODFC,AODFC" "0: The threshold has not yet been met and no..,1: When AODFC is set the ASRC generates data.."
|
|
bitfld.long 0x00 4. "AODFB,AODFB" "0: The threshold has not yet been met and no..,1: When AODFB is set the ASRC generates data.."
|
|
newline
|
|
bitfld.long 0x00 3. "AODFA,AODFA" "0: The threshold has not yet been met and no..,1: When AODFA is set the ASRC generates data.."
|
|
bitfld.long 0x00 2. "AIDEC,AIDEC" "0: The threshold has been met and no data input..,1: When AIDEC is set the ASRC generates data.."
|
|
newline
|
|
bitfld.long 0x00 1. "AIDEB,AIDEB" "0: The threshold has been met and no data input..,1: When AIDEB is set the ASRC generates data.."
|
|
bitfld.long 0x00 0. "AIDEA,AIDEA" "0: The threshold has been met and no data input..,1: When AIDEA is set the ASRC generates data.."
|
|
repeat 5. (strings "1" "2" "3" "4" "5" )(list 0x0 0x4 0x8 0xC 0x10 )
|
|
group.long ($2+0x40)++0x03
|
|
line.long 0x00 "ASRPM$1,ASRC Parameter Register n"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PARAMETER_VALUE,PARAMETER_VALUE"
|
|
repeat.end
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "ASRTFR1,ASRC Task Queue FIFO Register 1"
|
|
hexmask.long.byte 0x00 13.--19. 1. "TF_FILL,TF_FILL"
|
|
hexmask.long.byte 0x00 6.--12. 1. "TF_BASE,TF_BASE"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "ASRCCR,ASRC Channel Counter Register"
|
|
bitfld.long 0x00 20.--23. "ACOC,ACOC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "ACOB,ACOB" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "ACOA,ACOA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "ACIC,ACIC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "ACIB,ACIB" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "ACIA,ACIA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
wgroup.long 0x60++0x03
|
|
line.long 0x00 "ASRDIA,ASRC Data Input Register for Pair x"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "DATA,DATA"
|
|
rgroup.long 0x64++0x03
|
|
line.long 0x00 "ASRDOA,ASRC Data Output Register for Pair x"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "DATA,DATA"
|
|
wgroup.long 0x68++0x03
|
|
line.long 0x00 "ASRDIB,ASRC Data Input Register for Pair x"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "DATA,DATA"
|
|
rgroup.long 0x6C++0x03
|
|
line.long 0x00 "ASRDOB,ASRC Data Output Register for Pair x"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "DATA,DATA"
|
|
wgroup.long 0x70++0x03
|
|
line.long 0x00 "ASRDIC,ASRC Data Input Register for Pair x"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "DATA,DATA"
|
|
rgroup.long 0x74++0x03
|
|
line.long 0x00 "ASRDOC,ASRC Data Output Register for Pair x"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "DATA,DATA"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "ASRIDRHA,ASRC Ideal Ratio for Pair A-High Part"
|
|
hexmask.long.byte 0x00 0.--7. 1. "IDRATIOA_H,IDRATIOA_H"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "ASRIDRLA,ASRC Ideal Ratio for Pair A -Low Part"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "IDRATIOA_L,IDRATIOA_L"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "ASRIDRHB,ASRC Ideal Ratio for Pair B-High Part"
|
|
hexmask.long.byte 0x00 0.--7. 1. "IDRATIOB_H,IDRATIOB_H"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "ASRIDRLB,ASRC Ideal Ratio for Pair B-Low Part"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "IDRATIOB_L,IDRATIOB_L"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "ASRIDRHC,ASRC Ideal Ratio for Pair C-High Part"
|
|
hexmask.long.byte 0x00 0.--7. 1. "IDRATIOC_H,IDRATIOC_H"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "ASRIDRLC,ASRC Ideal Ratio for Pair C-Low Part"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "IDRATIOC_L,IDRATIOC_L"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "ASR76K,ASRC 76 kHz Period in terms of ASRC processing clock"
|
|
hexmask.long.tbyte 0x00 0.--16. 1. "ASR76K,ASR76K"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "ASR56K,ASRC 56 kHz Period in terms of ASRC processing clock"
|
|
hexmask.long.tbyte 0x00 0.--16. 1. "ASR56K,ASR56K"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "ASRMCRA,ASRC Misc Control Register for Pair A"
|
|
bitfld.long 0x00 23. "ZEROBUFA,ZEROBUFA" "0: Zeroize the buffer,1: Don't zeroize the buffer"
|
|
bitfld.long 0x00 22. "EXTTHRSHA,EXTTHRSHA" "0: Use default thresholds,1: Use external defined thresholds"
|
|
newline
|
|
bitfld.long 0x00 21. "BUFSTALLA,BUFSTALLA" "0: Don't stall Pair A conversion even in case of..,1: Stall Pair A conversion in case of near.."
|
|
bitfld.long 0x00 20. "BYPASSPOLYA,BYPASSPOLYA" "0: Don't bypass polyphase filtering,1: Bypass polyphase filtering"
|
|
newline
|
|
bitfld.long 0x00 12.--17. "OUTFIFO_THRESHOLDA,OUTFIFO_THRESHOLDA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 11. "RSYNIFA,RSYNIFA" "0: Do not touch ASRCCR[ACIA],1: Force ASRCCR[ACIA]=0"
|
|
newline
|
|
bitfld.long 0x00 10. "RSYNOFA,RSYNOFA" "0: Do not touch ASRCCR[ACOA],1: Force ASRCCR[ACOA]=0"
|
|
bitfld.long 0x00 0.--5. "INFIFO_THRESHOLDA,INFIFO_THRESHOLDA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
rgroup.long 0xA4++0x03
|
|
line.long 0x00 "ASRFSTA,ASRC FIFO Status Register for Pair A"
|
|
bitfld.long 0x00 23. "OAFA,OAFA" "0: Output FIFO is not near full for Pair A,1: Output FIFO is near full for Pair A"
|
|
hexmask.long.byte 0x00 12.--18. 1. "OUTFIFO_FILLA,OUTFIFO_FILLA"
|
|
newline
|
|
bitfld.long 0x00 11. "IAEA,IAEA" "0: Input FIFO is not near empty for Pair A,1: Input FIFO is near empty for Pair A"
|
|
hexmask.long.byte 0x00 0.--6. 1. "INFIFO_FILLA,INFIFO_FILLA"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "ASRMCRB,ASRC Misc Control Register for Pair B"
|
|
bitfld.long 0x00 23. "ZEROBUFB,ZEROBUFB" "0: Zeroize the buffer,1: Don't zeroize the buffer"
|
|
bitfld.long 0x00 22. "EXTTHRSHB,EXTTHRSHB" "0: Use default thresholds,1: Use external defined thresholds"
|
|
newline
|
|
bitfld.long 0x00 21. "BUFSTALLB,BUFSTALLB" "0: Don't stall Pair B conversion even in case of..,1: Stall Pair B conversion in case of near.."
|
|
bitfld.long 0x00 20. "BYPASSPOLYB,BYPASSPOLYB" "0: Don't bypass polyphase filtering,1: Bypass polyphase filtering"
|
|
newline
|
|
bitfld.long 0x00 12.--17. "OUTFIFO_THRESHOLDB,OUTFIFO_THRESHOLDB" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 11. "RSYNIFB,RSYNIFB" "0: Do not touch ASRCCR[ACIB],1: Force ASRCCR[ACIB]=0"
|
|
newline
|
|
bitfld.long 0x00 10. "RSYNOFB,RSYNOFB" "0: Do not touch ASRCCR[ACOB],1: Force ASRCCR[ACOB]=0"
|
|
bitfld.long 0x00 0.--5. "INFIFO_THRESHOLDB,INFIFO_THRESHOLDB" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
rgroup.long 0xAC++0x03
|
|
line.long 0x00 "ASRFSTB,ASRC FIFO Status Register for Pair B"
|
|
bitfld.long 0x00 23. "OAFB,OAFB" "0: Output FIFO is not near full for Pair B,1: Output FIFO is near full for Pair B"
|
|
hexmask.long.byte 0x00 12.--18. 1. "OUTFIFO_FILLB,OUTFIFO_FILLB"
|
|
newline
|
|
bitfld.long 0x00 11. "IAEB,IAEB" "0: Input FIFO is not near empty for Pair B,1: Input FIFO is near empty for Pair B"
|
|
hexmask.long.byte 0x00 0.--6. 1. "INFIFO_FILLB,INFIFO_FILLB"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "ASRMCRC,ASRC Misc Control Register for Pair C"
|
|
bitfld.long 0x00 23. "ZEROBUFC,ZEROBUFC" "0: Zeroize the buffer,1: Don't zeroize the buffer"
|
|
bitfld.long 0x00 22. "EXTTHRSHC,EXTTHRSHC" "0: Use default thresholds,1: Use external defined thresholds"
|
|
newline
|
|
bitfld.long 0x00 21. "BUFSTALLC,BUFSTALLC" "0: Don't stall Pair C conversion even in case of..,1: Stall Pair C conversion in case of near.."
|
|
bitfld.long 0x00 20. "BYPASSPOLYC,BYPASSPOLYC" "0: Don't bypass polyphase filtering,1: Bypass polyphase filtering"
|
|
newline
|
|
bitfld.long 0x00 12.--17. "OUTFIFO_THRESHOLDC,OUTFIFO_THRESHOLDC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 11. "RSYNIFC,RSYNIFC" "0: Do not touch ASRCCR[ACIC],1: Force ASRCCR[ACIC]=0"
|
|
newline
|
|
bitfld.long 0x00 10. "RSYNOFC,RSYNOFC" "0: Do not touch ASRCCR[ACOC],1: Force ASRCCR[ACOC]=0"
|
|
bitfld.long 0x00 0.--5. "INFIFO_THRESHOLDC,INFIFO_THRESHOLDC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
rgroup.long 0xB4++0x03
|
|
line.long 0x00 "ASRFSTC,ASRC FIFO Status Register for Pair C"
|
|
bitfld.long 0x00 23. "OAFC,OAFC" "0: Output FIFO is not near full for Pair C,1: Output FIFO is near full for Pair C"
|
|
hexmask.long.byte 0x00 12.--18. 1. "OUTFIFO_FILLC,OUTFIFO_FILLC"
|
|
newline
|
|
bitfld.long 0x00 11. "IAEC,IAEC" "0: Input FIFO is not near empty for Pair C,1: Input FIFO is near empty for Pair C"
|
|
hexmask.long.byte 0x00 0.--6. 1. "INFIFO_FILLC,INFIFO_FILLC"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "ASRMCR1A,ASRC Misc Control Register 1 for Pair X"
|
|
bitfld.long 0x00 9.--10. "IWD,IWD" "0: 24-bit audio data,1: 16-bit audio data,2: 8-bit audio data,?..."
|
|
bitfld.long 0x00 8. "IMSB,IMSB" "0: LSB aligned,1: MSB aligned"
|
|
newline
|
|
bitfld.long 0x00 2. "OMSB,OMSB" "0: LSB aligned,1: MSB aligned"
|
|
bitfld.long 0x00 1. "OSGN,OSGN" "0: No sign extension,1: Sign extension"
|
|
newline
|
|
bitfld.long 0x00 0. "OW16,OW16" "0: 24-bit output data,1: 16-bit output data"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "ASRMCR1B,ASRC Misc Control Register 1 for Pair X"
|
|
bitfld.long 0x00 9.--10. "IWD,IWD" "0: 24-bit audio data,1: 16-bit audio data,2: 8-bit audio data,?..."
|
|
bitfld.long 0x00 8. "IMSB,IMSB" "0: LSB aligned,1: MSB aligned"
|
|
newline
|
|
bitfld.long 0x00 2. "OMSB,OMSB" "0: LSB aligned,1: MSB aligned"
|
|
bitfld.long 0x00 1. "OSGN,OSGN" "0: No sign extension,1: Sign extension"
|
|
newline
|
|
bitfld.long 0x00 0. "OW16,OW16" "0: 24-bit output data,1: 16-bit output data"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "ASRMCR1C,ASRC Misc Control Register 1 for Pair X"
|
|
bitfld.long 0x00 9.--10. "IWD,IWD" "0: 24-bit audio data,1: 16-bit audio data,2: 8-bit audio data,?..."
|
|
bitfld.long 0x00 8. "IMSB,IMSB" "0: LSB aligned,1: MSB aligned"
|
|
newline
|
|
bitfld.long 0x00 2. "OMSB,OMSB" "0: LSB aligned,1: MSB aligned"
|
|
bitfld.long 0x00 1. "OSGN,OSGN" "0: No sign extension,1: Sign extension"
|
|
newline
|
|
bitfld.long 0x00 0. "OW16,OW16" "0: 24-bit output data,1: 16-bit output data"
|
|
tree.end
|
|
tree "AUDIO_PLL (Fractional PLL)"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0: Used in SoCs with a bias current of 10uA,1: Used in SoCs with a bias current of 2uA"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0: Divide by 1,1: Divide by 2,2: Divide by 4,3: Divide by 8,4: Divide by 16,5: Divide by 32,?..."
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0: Disable Dither,1: Enable Dither"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0: No Bypass,1: Bypass the PLL"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable the clock output,1: Enable the clock output"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0: Power down the PLL,1: Power Up the PLL"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0: Normal operation,1: Initialize PLL start up"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0: Disable the alternate clock output,1: Enable the alternate clock output which is.."
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Fractional PLL Control Register"
|
|
eventfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
eventfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
eventfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
eventfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
eventfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
eventfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_SET,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_CLR,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
eventfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_TOG,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "NUMERATOR,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "NUMERATOR_SET,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "NUMERATOR_CLR,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "NUMERATOR_TOG,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DENOMINATOR,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "DENOMINATOR_SET,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "DENOMINATOR_CLR,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "DENOMINATOR_TOG,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
tree.end
|
|
tree "CAAM (Cryptographic Acceleration and Assurance Module)"
|
|
base ad:0x40440000
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MCFGR,Master Configuration Register"
|
|
bitfld.long 0x00 31. "SWRST,Software Reset" "0,1"
|
|
bitfld.long 0x00 30. "WDE,DECO Watchdog Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "WDF,Watchdog Fast" "0,1"
|
|
bitfld.long 0x00 28. "DMA_RST,DMA Reset" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "WRHD,Write Handoff Disable" "0,1"
|
|
bitfld.long 0x00 19. "DWT,Double Word Transpose" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "PS,Pointer Size" "0: Pointers fit in one 32-bit word (pointers are..,1: Pointers require two 32-bit words (pointers.."
|
|
bitfld.long 0x00 12.--15. "ARCACHE,AXI Read Transaction Attributes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "AWCACHE,AXI Write Transaction Attributes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "AXIPIPE,AXI Pipeline Depth" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2. "LARGE_BURST,Enable Large Bursts" "0,1"
|
|
rbitfld.long 0x00 0. "NORMAL_BURST,Normal Burst Size" "0: Aligned 32 byte burst size target,1: Aligned 64 byte burst size target"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "PAGE0_SDID,Page 0 SDID Register"
|
|
hexmask.long.word 0x00 0.--14. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "SCFGR,Security Configuration Register"
|
|
rbitfld.long 0x00 28.--31. "MPCURVE,Manufacturing Protection Curve" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 27. "MPPKRC,Manufacturing Protection Private Key Register Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "MPMRL,Manufacturing Protection Message Register Lock" "0,1"
|
|
bitfld.long 0x00 15. "VIRT_EN,Virtualization enable" "0: Disable job ring virtualization,1: Enable job ring virtualization"
|
|
newline
|
|
bitfld.long 0x00 11. "LCK_TRNG,Lock TRNG Program Mode" "0,1"
|
|
bitfld.long 0x00 9. "RNGSH0,Random Number Generator State Handle 0" "0: When RNGSH0 is 0 RNG DRNG State Handle 0 can..,1: When RNGSH0 is 1 RNG DRNG State Handle 0.."
|
|
newline
|
|
bitfld.long 0x00 0.--1. "PRIBLOB,Private Blob" "0: Private secure boot software blobs,1: Private provisioning type 1 blobs,2: Private provisioning type 2 blobs,3: Normal operation blobs"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "DEBUGCTL,Debug Control Register"
|
|
rbitfld.long 0x00 17. "STOP_ACK,STOP_ACK will assert when the job queue controller acknowledges that it is stopped" "0,1"
|
|
bitfld.long 0x00 16. "STOP,STOP is written to 1 to request that CAAM stop processing jobs" "0,1"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "JRSTARTR,Job Ring Start Register"
|
|
bitfld.long 0x00 3. "Start_JR3,Start Job Ring 3" "0: Stop Mode,1: Start Mode"
|
|
bitfld.long 0x00 2. "Start_JR2,Start Job Ring 2" "0: Stop Mode,1: Start Mode"
|
|
newline
|
|
bitfld.long 0x00 1. "Start_JR1,Start Job Ring 1" "0: Stop Mode,1: Start Mode"
|
|
bitfld.long 0x00 0. "Start_JR0,Start Job Ring 0" "0: Stop Mode,1: Start Mode"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "RTIC_OWN,RTIC OWN Register"
|
|
bitfld.long 0x00 31. "LCK,RTIC OWN Lock" "0,1"
|
|
bitfld.long 0x00 4. "ROWN_TZ,RTIC Owner's TZ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "ROWN_DID,RTIC Owner's DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "DECORSR,DECO Request Source Register"
|
|
rbitfld.long 0x00 31. "VALID,Valid" "0,1"
|
|
bitfld.long 0x00 0.--1. "JR,Job Ring number" "0,1,2,3"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "DECORR,DECO Request Register"
|
|
rbitfld.long 0x00 16. "DEN0,The job queue controller asserts this bit when permission is granted for the software to directly access DECO 0/CCB 0" "0,1"
|
|
bitfld.long 0x00 0. "RQD0,This bit is set by software to request direct access to DECO 0/CCB 0" "0,1"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "DECO0DID_MS,DECO0 DID Register - most significant half"
|
|
bitfld.long 0x00 31. "LCK,Lock" "0,1"
|
|
bitfld.long 0x00 4. "D_NS,DECO Owner's ns" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DPRIM_DID,DECO Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "DECO0DID_LS,DECO0 DID Register - least significant half"
|
|
bitfld.long 0x00 20. "DNONSEQ_NS,DECO NONSEQ NonSecure" "0,1"
|
|
bitfld.long 0x00 16.--19. "DNSEQ_DID,DECO Non-SEQ DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "DSEQ_NS,DECO SEQ NonSecure" "0,1"
|
|
bitfld.long 0x00 0.--3. "DSEQ_DID,DECO SEQ DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "DAR,DECO Availability Register"
|
|
bitfld.long 0x00 0. "NYA0,This bit is set by software to start polling for the availability of DECO 0" "0,1"
|
|
wgroup.long 0x124++0x03
|
|
line.long 0x00 "DRR,DECO Reset Register"
|
|
bitfld.long 0x00 0. "RST0,Software writes a 1 to this bit to initiate a soft reset of DECO 0" "0,1"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "PBSL,Peak Bandwidth Smoothing Limit Register"
|
|
hexmask.long.byte 0x00 0.--6. 1. "PBSL,Whenever the number of outstanding AXI read bursts exceeds the value programmed in this field the Job Rings will be prevented from issuing additional AXI reads"
|
|
rgroup.long 0x240++0x03
|
|
line.long 0x00 "DMA0_AIDL_MAP_MS,DMA0_AIDL_MAP_MS"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID7_BID,This field shows the CAAM Block ID that uses AXI ID 7"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID6_BID,This field shows the CAAM Block ID that uses AXI ID 6"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID5_BID,This field shows the CAAM Block ID that uses AXI ID 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID4_BID,This field shows the CAAM Block ID that uses AXI ID 4"
|
|
rgroup.long 0x244++0x03
|
|
line.long 0x00 "DMA0_AIDL_MAP_LS,DMA0_AIDL_MAP_LS"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID3_BID,This field shows the CAAM Block ID that uses AXI ID 3"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID2_BID,This field shows the CAAM Block ID that uses AXI ID 2"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID1_BID,This field shows the CAAM Block ID that uses AXI ID 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID0_BID,This field shows the CAAM Block ID that uses AXI ID 0"
|
|
rgroup.long 0x248++0x03
|
|
line.long 0x00 "DMA0_AIDM_MAP_MS,DMA0_AIDM_MAP_MS"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID15_BID,This field shows the CAAM Block ID that uses AXI ID 15"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID14_BID,This field shows the CAAM Block ID that uses AXI ID 14"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID13_BID,This field shows the CAAM Block ID that uses AXI ID 13"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID12_BID,This field shows the CAAM Block ID that uses AXI ID 12"
|
|
rgroup.long 0x24C++0x03
|
|
line.long 0x00 "DMA0_AIDM_MAP_LS,DMA0_AIDM_MAP_LS"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID11_BID,This field shows the CAAM Block ID that uses AXI ID 11"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID10_BID,This field shows the CAAM Block ID that uses AXI ID 10"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID9_BID,This field shows the CAAM Block ID that uses AXI ID 9"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID8_BID,This field shows the CAAM Block ID that uses AXI ID 8"
|
|
rgroup.long 0x250++0x03
|
|
line.long 0x00 "DMA0_AID_ENB,DMA0 AXI ID Enable Register"
|
|
bitfld.long 0x00 15. "AID15E,If AID15E=1 then AXI ID 15 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 14. "AID14E,If AID14E=1 then AXI ID 14 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "AID13E,If AID13E=1 then AXI ID 13 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 12. "AID12E,If AID12E=1 then AXI ID 12 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "AID11E,If AID11E=1 then AXI ID 11 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 10. "AID10E,If AID10E=1 then AXI ID 10 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "AID9E,If AID9E=1 then AXI ID 9 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 8. "AID8E,If AID8E=1 then AXI ID 8 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "AID7E,If AID7E=1 then AXI ID 7 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 6. "AID6E,If AID6E=1 then AXI ID 6 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "AID5E,If AID5E=1 then AXI ID 5 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 4. "AID4E,If AID4E=1 then AXI ID 4 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "AID3E,If AID3E=1 then AXI ID 3 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 2. "AID2E,If AID2E=1 then AXI ID 2 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "AID1E,If AID1E=1 then AXI ID 1 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 0. "AID0E,If AID0E=1 then AXI ID 0 is enabled for this DMA engine" "0,1"
|
|
group.quad 0x260++0x07
|
|
line.quad 0x00 "DMA0_ARD_TC,DMA0 AXI Read Timing Check Register"
|
|
bitfld.quad 0x00 63. "ARTCE,AXI Read Timing Check Enable" "0,1"
|
|
bitfld.quad 0x00 62. "ARCT,AXI Read Counter Test" "0,1"
|
|
newline
|
|
bitfld.quad 0x00 61. "ARTT,AXI Read Timer Test" "0,1"
|
|
bitfld.quad 0x00 60. "ARTL,AXI Read Timer Last" "0,1"
|
|
newline
|
|
hexmask.quad.word 0x00 48.--59. 1. "ARL,AXI Read Limit"
|
|
hexmask.quad.tbyte 0x00 24.--43. 1. "ARLC,AXI Read Late Count"
|
|
newline
|
|
hexmask.quad.tbyte 0x00 0.--19. 1. "ARSC,AXI Read Sample Count"
|
|
group.long 0x26C++0x03
|
|
line.long 0x00 "DMA0_ARD_LAT,DMA0 Read Timing Check Latency Register"
|
|
hexmask.long 0x00 0.--31. 1. "SARL,Sum of the AXI Read Latencies"
|
|
group.quad 0x270++0x07
|
|
line.quad 0x00 "DMA0_AWR_TC,DMA0 AXI Write Timing Check Register"
|
|
bitfld.quad 0x00 63. "AWTCE,AXI Write Timing Check Enable" "0,1"
|
|
bitfld.quad 0x00 62. "AWCT,AXI Write Counter Test" "0,1"
|
|
newline
|
|
bitfld.quad 0x00 61. "AWTT,AXI Write Timer Test" "0,1"
|
|
hexmask.quad.word 0x00 48.--59. 1. "AWL,AXI Write Limit"
|
|
newline
|
|
hexmask.quad.tbyte 0x00 24.--43. 1. "AWLC,AXI Write Late Count"
|
|
hexmask.quad.tbyte 0x00 0.--19. 1. "AWSC,AXI Write Sample Count"
|
|
group.long 0x27C++0x03
|
|
line.long 0x00 "DMA0_AWR_LAT,DMA0 Write Timing Check Latency Register"
|
|
hexmask.long 0x00 0.--31. 1. "SAWL,Sum of the AXI Write Latencies"
|
|
repeat 64. (increment 0 1) (increment 0 0x01)
|
|
group.byte ($2+0x300)++0x00
|
|
line.byte 0x00 "MPPKR[$1],Manufacturing Protection Private Key Register $1"
|
|
hexmask.byte 0x00 0.--7. 1. "MPPrivK,MPPrivK"
|
|
repeat.end
|
|
repeat 32. (increment 0 1) (increment 0 0x01)
|
|
group.byte ($2+0x380)++0x00
|
|
line.byte 0x00 "MPMR[$1],Manufacturing Protection Message Register $1"
|
|
hexmask.byte 0x00 0.--7. 1. "MPMSG,Holds 256 bits of message data that will be prepended to the input data to the MPSIGN operation"
|
|
repeat.end
|
|
repeat 32. (increment 0 1) (increment 0 0x01)
|
|
rgroup.byte ($2+0x3C0)++0x00
|
|
line.byte 0x00 "MPTESTR[$1],Manufacturing Protection Test Register $1"
|
|
hexmask.byte 0x00 0.--7. 1. "TEST_VALUE,TEST_VALUE"
|
|
repeat.end
|
|
rgroup.long 0x3F8++0x03
|
|
line.long 0x00 "MPECC,Manufacturing Protection ECC Register"
|
|
bitfld.long 0x00 27. "MP_ZERO,This bit indicates if the Manufacturing Protection Key that is programmed in the Security Fuse Processor has an all-zero value" "0: The MP Key in the SFP has a non-zero value,1: The MP Key in the SFP is all zeros.."
|
|
hexmask.long.word 0x00 16.--24. 1. "MP_SYNDROME,This is the syndrome produced by the ECC check on the Manufacturing Protection Key that is programmed in the Security Fuse Processor"
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x400)++0x03
|
|
line.long 0x00 "JDKEKR[$1],Job Descriptor Key Encryption Key Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "JDKEK,The 256-bit Job Descriptor Key Encryption Key used to encrypt and decrypt Black Keys"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x420)++0x03
|
|
line.long 0x00 "TDKEKR[$1],Trusted Descriptor Key Encryption Key Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "TDKEK,The 256-bit Trusted Descriptor Key Encryption Key used to encrypt and decrypt Black Keys"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x440)++0x03
|
|
line.long 0x00 "TDSKR[$1],Trusted Descriptor Signing Key Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "TDSK,The 256-bit Trusted Descriptor Signing Key used to sign and verify Trusted Descriptors"
|
|
repeat.end
|
|
group.quad 0x4E0++0x07
|
|
line.quad 0x00 "SKNR,Secure Key Nonce Register"
|
|
hexmask.quad.word 0x00 32.--46. 1. "SK_NONCE_MS,Secure Key Nonce - Most Significant Bits"
|
|
hexmask.quad.long 0x00 0.--31. 1. "SK_NONCE_LS,Secure Key Nonce - Least Significant Bits"
|
|
rgroup.long 0x50C++0x03
|
|
line.long 0x00 "DMA_STA,DMA Status Register"
|
|
bitfld.long 0x00 7. "DMA0_IDLE,DMA0 is idle" "0,1"
|
|
bitfld.long 0x00 5. "DMA0_ITIF,DMA0 Internal Transactions in Flight" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "DMA0_ETIF,DMA0 External Transactions in Flight" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
rgroup.long 0x510++0x03
|
|
line.long 0x00 "DMA_X_AID_7_4_MAP,DMA_X_AID_7_4_MAP"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID7_BID,This field shows the CAAM Block ID that uses AXI ID 7"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID6_BID,This field shows the CAAM Block ID that uses AXI ID 6"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID5_BID,This field shows the CAAM Block ID that uses AXI ID 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID4_BID,This field shows the CAAM Block ID that uses AXI ID 4"
|
|
rgroup.long 0x514++0x03
|
|
line.long 0x00 "DMA_X_AID_3_0_MAP,DMA_X_AID_3_0_MAP"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID3_BID,This field shows the CAAM Block ID that uses AXI ID 3"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID2_BID,This field shows the CAAM Block ID that uses AXI ID 2"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID1_BID,This field shows the CAAM Block ID that uses AXI ID 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID0_BID,This field shows the CAAM Block ID that uses AXI ID 0"
|
|
rgroup.long 0x518++0x03
|
|
line.long 0x00 "DMA_X_AID_15_12_MAP,DMA_X_AID_15_12_MAP"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID15_BID,This field shows the CAAM Block ID that uses AXI ID 15"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID14_BID,This field shows the CAAM Block ID that uses AXI ID 14"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID13_BID,This field shows the CAAM Block ID that uses AXI ID 13"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID12_BID,This field shows the CAAM Block ID that uses AXI ID 12"
|
|
rgroup.long 0x51C++0x03
|
|
line.long 0x00 "DMA_X_AID_11_8_MAP,DMA_X_AID_11_8_MAP"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AID11_BID,This field shows the CAAM Block ID that uses AXI ID 11"
|
|
hexmask.long.byte 0x00 16.--23. 1. "AID10_BID,This field shows the CAAM Block ID that uses AXI ID 10"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "AID9_BID,This field shows the CAAM Block ID that uses AXI ID 9"
|
|
hexmask.long.byte 0x00 0.--7. 1. "AID8_BID,This field shows the CAAM Block ID that uses AXI ID 8"
|
|
rgroup.long 0x524++0x03
|
|
line.long 0x00 "DMA_X_AID_15_0_EN,DMA_X AXI ID Map Enable Register"
|
|
bitfld.long 0x00 15. "AID15E,If AID15E=1 then AXI ID 15 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 14. "AID14E,If AID14E=1 then AXI ID 14 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "AID13E,If AID13E=1 then AXI ID 13 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 12. "AID12E,If AID12E=1 then AXI ID 12 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "AID11E,If AID11E=1 then AXI ID 11 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 10. "AID10E,If AID10E=1 then AXI ID 10 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "AID9E,If AID9E=1 then AXI ID 9 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 8. "AID8E,If AID8E=1 then AXI ID 8 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "AID7E,If AID7E=1 then AXI ID 7 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 6. "AID6E,If AID6E=1 then AXI ID 6 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "AID5E,If AID5E=1 then AXI ID 5 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 4. "AID4E,If AID4E=1 then AXI ID 4 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "AID3E,If AID3E=1 then AXI ID 3 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 2. "AID2E,If AID2E=1 then AXI ID 2 is enabled for this DMA engine" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "AID1E,If AID1E=1 then AXI ID 1 is enabled for this DMA engine" "0,1"
|
|
bitfld.long 0x00 0. "AID0E,If AID0E=1 then AXI ID 0 is enabled for this DMA engine" "0,1"
|
|
group.long 0x530++0x03
|
|
line.long 0x00 "DMA_X_ARTC_CTL,DMA_X AXI Read Timing Check Control Register"
|
|
bitfld.long 0x00 31. "ARTCE,AXI Read Timing Check Enable" "0,1"
|
|
bitfld.long 0x00 30. "ARCT,AXI Read Counter Test" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ARTT,AXI Read Timer Test" "0,1"
|
|
bitfld.long 0x00 28. "ARTL,AXI Read Timer Last" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 16.--27. 1. "ARL,AXI Read Limit"
|
|
hexmask.long.word 0x00 0.--11. 1. "ART,AXI Read Timer"
|
|
group.long 0x534++0x03
|
|
line.long 0x00 "DMA_X_ARTC_LC,DMA_X AXI Read Timing Check Late Count Register"
|
|
hexmask.long.tbyte 0x00 0.--19. 1. "ARLC,AXI Read Late Count"
|
|
group.long 0x538++0x03
|
|
line.long 0x00 "DMA_X_ARTC_SC,DMA_X AXI Read Timing Check Sample Count Register"
|
|
hexmask.long.tbyte 0x00 0.--19. 1. "ARSC,AXI Read Sample Count"
|
|
group.long 0x53C++0x03
|
|
line.long 0x00 "DMA_X_ARTC_LAT,DMA_X Read Timing Check Latency Register"
|
|
hexmask.long 0x00 0.--31. 1. "SARL,Sum of the AXI Read Latencies"
|
|
group.long 0x540++0x03
|
|
line.long 0x00 "DMA_X_AWTC_CTL,DMA_X AXI Write Timing Check Control Register"
|
|
bitfld.long 0x00 31. "AWTCE,AXI Write Timing Check Enable" "0,1"
|
|
bitfld.long 0x00 30. "AWCT,AXI Write Counter Test" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "AWTT,AXI Write Timer Test" "0,1"
|
|
hexmask.long.word 0x00 16.--27. 1. "AWL,AXI Write Limit"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "AWT,AXI Write Timer"
|
|
group.long 0x544++0x03
|
|
line.long 0x00 "DMA_X_AWTC_LC,DMA_X AXI Write Timing Check Late Count Register"
|
|
hexmask.long.tbyte 0x00 0.--19. 1. "AWLC,AXI Write Late Count"
|
|
group.long 0x548++0x03
|
|
line.long 0x00 "DMA_X_AWTC_SC,DMA_X AXI Write Timing Check Sample Count Register"
|
|
hexmask.long.tbyte 0x00 0.--19. 1. "AWSC,AXI Write Sample Count"
|
|
group.long 0x54C++0x03
|
|
line.long 0x00 "DMA_X_AWTC_LAT,DMA_X Write Timing Check Latency Register"
|
|
hexmask.long 0x00 0.--31. 1. "SAWL,Sum of the AXI Write Latencies"
|
|
group.long 0x600++0x03
|
|
line.long 0x00 "RTMCTL,RNG TRNG Miscellaneous Control Register"
|
|
bitfld.long 0x00 16. "PRGM,Programming Mode Select" "0,1"
|
|
rbitfld.long 0x00 13. "TSTOP_OK,TRNG_OK_TO_STOP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "ERR,Read: Error status" "0,1"
|
|
rbitfld.long 0x00 11. "TST_OUT,Read only: Test point inside ring oscillator" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 10. "ENT_VAL,Read only: Entropy Valid" "0,1"
|
|
rbitfld.long 0x00 9. "FCT_VAL,Read only: Frequency Count Valid" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 8. "FCT_FAIL,Read only: Frequency Count Fail" "0,1"
|
|
bitfld.long 0x00 7. "FORCE_SYSCLK,Force System Clock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "RST_DEF,Reset Defaults" "0,1"
|
|
bitfld.long 0x00 5. "TRNG_ACC,TRNG Access Mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "CLK_OUT_EN,Clock Output Enable" "0,1"
|
|
bitfld.long 0x00 2.--3. "OSC_DIV,Oscillator Divide" "0: use ring oscillator with no divide,1: use ring oscillator divided-by-2,2: use ring oscillator divided-by-4,3: use ring oscillator divided-by-8"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "SAMP_MODE,Sample Mode" "0: use Von Neumann data into both Entropy..,1: use raw data into both Entropy shifter and..,2: use Von Neumann data into Entropy shifter,?..."
|
|
group.long 0x604++0x03
|
|
line.long 0x00 "RTSCMISC,RNG TRNG Statistical Check Miscellaneous Register"
|
|
bitfld.long 0x00 16.--19. "RTY_CNT,RETRY COUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.byte 0x00 0.--7. 1. "LRUN_MAX,LONG RUN MAX LIMIT"
|
|
group.long 0x608++0x03
|
|
line.long 0x00 "RTPKRRNG,RNG TRNG Poker Range Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_RNG,Poker Range"
|
|
group.long 0x60C++0x03
|
|
line.long 0x00 "RTPKRMAX,RNG TRNG Poker Maximum Limit Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PKR_MAX,Poker Maximum Limit"
|
|
rgroup.long 0x60C++0x03
|
|
line.long 0x00 "RTPKRSQ,RNG TRNG Poker Square Calculation Result Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PKR_SQ,Poker Square Calculation Result"
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "RTSDCTL,RNG TRNG Seed Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "ENT_DLY,Entropy Delay"
|
|
hexmask.long.word 0x00 0.--15. 1. "SAMP_SIZE,Sample Size"
|
|
group.long 0x614++0x03
|
|
line.long 0x00 "RTSBLIM,RNG TRNG Sparse Bit Limit Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "SB_LIM,Sparse Bit Limit"
|
|
rgroup.long 0x614++0x03
|
|
line.long 0x00 "RTTOTSAM,RNG TRNG Total Samples Register"
|
|
hexmask.long.tbyte 0x00 0.--19. 1. "TOT_SAM,Total Samples"
|
|
group.long 0x618++0x03
|
|
line.long 0x00 "RTFRQMIN,RNG TRNG Frequency Count Minimum Limit Register"
|
|
hexmask.long.tbyte 0x00 0.--21. 1. "FRQ_MIN,Frequency Count Minimum Limit"
|
|
rgroup.long 0x61C++0x03
|
|
line.long 0x00 "RTFRQCNT,RNG TRNG Frequency Count Register"
|
|
hexmask.long.tbyte 0x00 0.--21. 1. "FRQ_CNT,Frequency Count"
|
|
group.long 0x61C++0x03
|
|
line.long 0x00 "RTFRQMAX,RNG TRNG Frequency Count Maximum Limit Register"
|
|
hexmask.long.tbyte 0x00 0.--21. 1. "FRQ_MAX,Frequency Counter Maximum Limit"
|
|
rgroup.long 0x620++0x03
|
|
line.long 0x00 "RTSCMC,RNG TRNG Statistical Check Monobit Count Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "MONO_CNT,Monobit Count"
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "RTSCML,RNG TRNG Statistical Check Monobit Limit Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MONO_RNG,Monobit Range"
|
|
hexmask.long.word 0x00 0.--15. 1. "MONO_MAX,Monobit Maximum Limit"
|
|
rgroup.long 0x624++0x03
|
|
line.long 0x00 "RTSCR1C,RNG TRNG Statistical Check Run Length 1 Count Register"
|
|
hexmask.long.word 0x00 16.--30. 1. "R1_1_COUNT,Runs of One Length 1 Count"
|
|
hexmask.long.word 0x00 0.--14. 1. "R1_0_COUNT,Runs of Zero Length 1 Count"
|
|
group.long 0x624++0x03
|
|
line.long 0x00 "RTSCR1L,RNG TRNG Statistical Check Run Length 1 Limit Register"
|
|
hexmask.long.word 0x00 16.--30. 1. "RUN1_RNG,Run Length 1 Range"
|
|
hexmask.long.word 0x00 0.--14. 1. "RUN1_MAX,Run Length 1 Maximum Limit"
|
|
rgroup.long 0x628++0x03
|
|
line.long 0x00 "RTSCR2C,RNG TRNG Statistical Check Run Length 2 Count Register"
|
|
hexmask.long.word 0x00 16.--29. 1. "R2_1_COUNT,Runs of One Length 2 Count"
|
|
hexmask.long.word 0x00 0.--13. 1. "R2_0_COUNT,Runs of Zero Length 2 Count"
|
|
group.long 0x628++0x03
|
|
line.long 0x00 "RTSCR2L,RNG TRNG Statistical Check Run Length 2 Limit Register"
|
|
hexmask.long.word 0x00 16.--29. 1. "RUN2_RNG,Run Length 2 Range"
|
|
hexmask.long.word 0x00 0.--13. 1. "RUN2_MAX,Run Length 2 Maximum Limit"
|
|
rgroup.long 0x62C++0x03
|
|
line.long 0x00 "RTSCR3C,RNG TRNG Statistical Check Run Length 3 Count Register"
|
|
hexmask.long.word 0x00 16.--28. 1. "R3_1_COUNT,Runs of Ones Length 3 Count"
|
|
hexmask.long.word 0x00 0.--12. 1. "R3_0_COUNT,Runs of Zeroes Length 3 Count"
|
|
group.long 0x62C++0x03
|
|
line.long 0x00 "RTSCR3L,RNG TRNG Statistical Check Run Length 3 Limit Register"
|
|
hexmask.long.word 0x00 16.--28. 1. "RUN3_RNG,Run Length 3 Range"
|
|
hexmask.long.word 0x00 0.--12. 1. "RUN3_MAX,Run Length 3 Maximum Limit"
|
|
rgroup.long 0x630++0x03
|
|
line.long 0x00 "RTSCR4C,RNG TRNG Statistical Check Run Length 4 Count Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "R4_1_COUNT,Runs of One Length 4 Count"
|
|
hexmask.long.word 0x00 0.--11. 1. "R4_0_COUNT,Runs of Zero Length 4 Count"
|
|
group.long 0x630++0x03
|
|
line.long 0x00 "RTSCR4L,RNG TRNG Statistical Check Run Length 4 Limit Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "RUN4_RNG,Run Length 4 Range"
|
|
hexmask.long.word 0x00 0.--11. 1. "RUN4_MAX,Run Length 4 Maximum Limit"
|
|
rgroup.long 0x634++0x03
|
|
line.long 0x00 "RTSCR5C,RNG TRNG Statistical Check Run Length 5 Count Register"
|
|
hexmask.long.word 0x00 16.--26. 1. "R5_1_COUNT,Runs of One Length 5 Count"
|
|
hexmask.long.word 0x00 0.--10. 1. "R5_0_COUNT,Runs of Zero Length 5 Count"
|
|
group.long 0x634++0x03
|
|
line.long 0x00 "RTSCR5L,RNG TRNG Statistical Check Run Length 5 Limit Register"
|
|
hexmask.long.word 0x00 16.--26. 1. "RUN5_RNG,Run Length 5 Range"
|
|
hexmask.long.word 0x00 0.--10. 1. "RUN5_MAX,Run Length 5 Maximum Limit"
|
|
rgroup.long 0x638++0x03
|
|
line.long 0x00 "RTSCR6PC,RNG TRNG Statistical Check Run Length 6+ Count Register"
|
|
hexmask.long.word 0x00 16.--26. 1. "R6P_1_COUNT,Runs of One Length 6+ Count"
|
|
hexmask.long.word 0x00 0.--10. 1. "R6P_0_COUNT,Runs of Zero Length 6+ Count"
|
|
group.long 0x638++0x03
|
|
line.long 0x00 "RTSCR6PL,RNG TRNG Statistical Check Run Length 6+ Limit Register"
|
|
hexmask.long.word 0x00 16.--26. 1. "RUN6P_RNG,Run Length 6+ Range"
|
|
hexmask.long.word 0x00 0.--10. 1. "RUN6P_MAX,Run Length 6+ Maximum Limit"
|
|
rgroup.long 0x63C++0x03
|
|
line.long 0x00 "RTSTATUS,RNG TRNG Status Register"
|
|
bitfld.long 0x00 16.--19. "RETRY_COUNT,RETRY COUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 15. "FMBTF,Mono Bit Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "FPTF,Poker Test Fail" "0,1"
|
|
bitfld.long 0x00 13. "FLRTF,Long Run Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "FSBTF,Sparse Bit Test Fail" "0,1"
|
|
bitfld.long 0x00 11. "F6PBR1TF,6 Plus Bit Run Sampling 1s Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "F6PBR0TF,6 Plus Bit Run Sampling 0s Test Fail" "0,1"
|
|
bitfld.long 0x00 9. "F5BR1TF,5-Bit Run Sampling 1s Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "F5BR0TF,5-Bit Run Sampling 0s Test Fail" "0,1"
|
|
bitfld.long 0x00 7. "F4BR1TF,4-Bit Run Sampling 1s Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "F4BR0TF,4-Bit Run Sampling 0s Test Fail" "0,1"
|
|
bitfld.long 0x00 5. "F3BR1TF,3-Bit Run Sampling 1s Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "F3BR01TF,3-Bit Run Sampling 0s Test Fail" "0,1"
|
|
bitfld.long 0x00 3. "F2BR1TF,2-Bit Run Sampling 1s Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "F2BR0TF,2-Bit Run Sampling 0s Test Fail" "0,1"
|
|
bitfld.long 0x00 1. "F1BR1TF,1-Bit Run Sampling 1s Test Fail" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "F1BR0TF,1-Bit Run Sampling 0s Test Fail" "0,1"
|
|
repeat 16. (increment 0 1) (increment 0 0x04)
|
|
rgroup.long ($2+0x640)++0x03
|
|
line.long 0x00 "RTENT[$1],RNG TRNG Entropy Read Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "ENT,Entropy Value"
|
|
repeat.end
|
|
rgroup.long 0x680++0x03
|
|
line.long 0x00 "RTPKRCNT10,RNG TRNG Statistical Check Poker Count 1 and 0 Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_1_CNT,Poker 1h Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_0_CNT,Poker 0h Count"
|
|
rgroup.long 0x684++0x03
|
|
line.long 0x00 "RTPKRCNT32,RNG TRNG Statistical Check Poker Count 3 and 2 Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_3_CNT,Poker 3h Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_2_CNT,Poker 2h Count"
|
|
rgroup.long 0x688++0x03
|
|
line.long 0x00 "RTPKRCNT54,RNG TRNG Statistical Check Poker Count 5 and 4 Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_5_CNT,Poker 5h Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_4_CNT,Poker 4h Count"
|
|
rgroup.long 0x68C++0x03
|
|
line.long 0x00 "RTPKRCNT76,RNG TRNG Statistical Check Poker Count 7 and 6 Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_7_CNT,Poker 7h Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_6_CNT,Poker 6h Count"
|
|
rgroup.long 0x690++0x03
|
|
line.long 0x00 "RTPKRCNT98,RNG TRNG Statistical Check Poker Count 9 and 8 Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_9_CNT,Poker 9h Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_8_CNT,Poker 8h Count"
|
|
rgroup.long 0x694++0x03
|
|
line.long 0x00 "RTPKRCNTBA,RNG TRNG Statistical Check Poker Count B and A Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_B_CNT,Poker Bh Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_A_CNT,Poker Ah Count"
|
|
rgroup.long 0x698++0x03
|
|
line.long 0x00 "RTPKRCNTDC,RNG TRNG Statistical Check Poker Count D and C Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_D_CNT,Poker Dh Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_C_CNT,Poker Ch Count"
|
|
rgroup.long 0x69C++0x03
|
|
line.long 0x00 "RTPKRCNTFE,RNG TRNG Statistical Check Poker Count F and E Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PKR_F_CNT,Poker Fh Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "PKR_E_CNT,Poker Eh Count"
|
|
rgroup.long 0x6C0++0x03
|
|
line.long 0x00 "RDSTA,RNG DRNG Status Register"
|
|
bitfld.long 0x00 31. "SKVT,Secure Key Valid Test" "0,1"
|
|
bitfld.long 0x00 30. "SKVN,Secure Key Valid Non-Test" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "CE,Catastrophic Error" "0,1"
|
|
bitfld.long 0x00 16.--19. "ERRCODE,Error Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 9. "TF1,Test Flag State Handle 1" "0,1"
|
|
bitfld.long 0x00 8. "TF0,Test Flag State Handle 0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "PR1,Prediction Resistance Flag State Handle 1" "0,1"
|
|
bitfld.long 0x00 4. "PR0,Prediction Resistance Flag State Handle 0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "IF1,Instantiated Flag State Handle 1" "0,1"
|
|
bitfld.long 0x00 0. "IF0,Instantiated Flag State Handle 0" "0,1"
|
|
rgroup.long 0x6D0++0x03
|
|
line.long 0x00 "RDINT0,RNG DRNG State Handle 0 Reseed Interval Register"
|
|
hexmask.long 0x00 0.--31. 1. "RESINT0,RESINT0"
|
|
rgroup.long 0x6D4++0x03
|
|
line.long 0x00 "RDINT1,RNG DRNG State Handle 1 Reseed Interval Register"
|
|
hexmask.long 0x00 0.--31. 1. "RESINT1,RESINT1"
|
|
group.long 0x6E0++0x03
|
|
line.long 0x00 "RDHCNTL,RNG DRNG Hash Control Register"
|
|
bitfld.long 0x00 4. "HTC,Hashing Test Mode Clear" "0,1"
|
|
bitfld.long 0x00 3. "HTM,Hashing Test Mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "HI,Hashing Initialize" "0,1"
|
|
bitfld.long 0x00 1. "HB,Hashing Begin" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0. "HD,Hashing Done" "0,1"
|
|
rgroup.long 0x6E4++0x03
|
|
line.long 0x00 "RDHDIG,RNG DRNG Hash Digest Register"
|
|
hexmask.long 0x00 0.--31. 1. "HASHMD,HASHMD"
|
|
wgroup.long 0x6E8++0x03
|
|
line.long 0x00 "RDHBUF,RNG DRNG Hash Buffer Register"
|
|
hexmask.long 0x00 0.--31. 1. "HASHBUF,HASHBUF"
|
|
rgroup.long 0xA00++0x03
|
|
line.long 0x00 "P0SDID_PG0,Partition 0 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA04++0x03
|
|
line.long 0x00 "P0SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA08++0x03
|
|
line.long 0x00 "P0SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA0C++0x03
|
|
line.long 0x00 "P0SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA10++0x03
|
|
line.long 0x00 "P1SDID_PG0,Partition 1 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA14++0x03
|
|
line.long 0x00 "P1SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA18++0x03
|
|
line.long 0x00 "P1SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA1C++0x03
|
|
line.long 0x00 "P1SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA20++0x03
|
|
line.long 0x00 "P2SDID_PG0,Partition 2 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA24++0x03
|
|
line.long 0x00 "P2SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA28++0x03
|
|
line.long 0x00 "P2SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA2C++0x03
|
|
line.long 0x00 "P2SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA30++0x03
|
|
line.long 0x00 "P3SDID_PG0,Partition 3 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA34++0x03
|
|
line.long 0x00 "P3SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA38++0x03
|
|
line.long 0x00 "P3SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA3C++0x03
|
|
line.long 0x00 "P3SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA40++0x03
|
|
line.long 0x00 "P4SDID_PG0,Partition 4 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA44++0x03
|
|
line.long 0x00 "P4SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA48++0x03
|
|
line.long 0x00 "P4SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA4C++0x03
|
|
line.long 0x00 "P4SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA50++0x03
|
|
line.long 0x00 "P5SDID_PG0,Partition 5 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA54++0x03
|
|
line.long 0x00 "P5SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA58++0x03
|
|
line.long 0x00 "P5SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA5C++0x03
|
|
line.long 0x00 "P5SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA60++0x03
|
|
line.long 0x00 "P6SDID_PG0,Partition 6 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA64++0x03
|
|
line.long 0x00 "P6SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA68++0x03
|
|
line.long 0x00 "P6SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA6C++0x03
|
|
line.long 0x00 "P6SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA70++0x03
|
|
line.long 0x00 "P7SDID_PG0,Partition 7 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA74++0x03
|
|
line.long 0x00 "P7SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA78++0x03
|
|
line.long 0x00 "P7SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA7C++0x03
|
|
line.long 0x00 "P7SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA80++0x03
|
|
line.long 0x00 "P8SDID_PG0,Partition 8 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA84++0x03
|
|
line.long 0x00 "P8SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA88++0x03
|
|
line.long 0x00 "P8SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA8C++0x03
|
|
line.long 0x00 "P8SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xA90++0x03
|
|
line.long 0x00 "P9SDID_PG0,Partition 9 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xA94++0x03
|
|
line.long 0x00 "P9SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xA98++0x03
|
|
line.long 0x00 "P9SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xA9C++0x03
|
|
line.long 0x00 "P9SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xAA0++0x03
|
|
line.long 0x00 "P10SDID_PG0,Partition 10 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xAA4++0x03
|
|
line.long 0x00 "P10SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xAA8++0x03
|
|
line.long 0x00 "P10SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xAAC++0x03
|
|
line.long 0x00 "P10SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xAB0++0x03
|
|
line.long 0x00 "P11SDID_PG0,Partition 11 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xAB4++0x03
|
|
line.long 0x00 "P11SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xAB8++0x03
|
|
line.long 0x00 "P11SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xABC++0x03
|
|
line.long 0x00 "P11SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xAC0++0x03
|
|
line.long 0x00 "P12SDID_PG0,Partition 12 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xAC4++0x03
|
|
line.long 0x00 "P12SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xAC8++0x03
|
|
line.long 0x00 "P12SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xACC++0x03
|
|
line.long 0x00 "P12SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xAD0++0x03
|
|
line.long 0x00 "P13SDID_PG0,Partition 13 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xAD4++0x03
|
|
line.long 0x00 "P13SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xAD8++0x03
|
|
line.long 0x00 "P13SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xADC++0x03
|
|
line.long 0x00 "P13SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xAE0++0x03
|
|
line.long 0x00 "P14SDID_PG0,Partition 14 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xAE4++0x03
|
|
line.long 0x00 "P14SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xAE8++0x03
|
|
line.long 0x00 "P14SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xAEC++0x03
|
|
line.long 0x00 "P14SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0xAF0++0x03
|
|
line.long 0x00 "P15SDID_PG0,Partition 15 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0xAF4++0x03
|
|
line.long 0x00 "P15SMAPR_PG0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0xAF8++0x03
|
|
line.long 0x00 "P15SMAG2_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xAFC++0x03
|
|
line.long 0x00 "P15SMAG1_PG0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0xB00++0x03
|
|
line.long 0x00 "REIS,Recoverable Error Interrupt Status"
|
|
eventfld.long 0x00 27. "JBAE3,A job descriptor executed from Job Ring 3 caused a bus access error" "0,1"
|
|
eventfld.long 0x00 26. "JBAE2,A job descriptor executed from Job Ring 2 caused a bus access error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 25. "JBAE1,A job descriptor executed from Job Ring 1 caused a bus access error" "0,1"
|
|
eventfld.long 0x00 24. "JBAE0,A job descriptor executed from Job Ring 0 caused a bus access error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "RBAE,A bus transaction initiated by CAAM RTIC resulted in a bus access error" "0,1"
|
|
eventfld.long 0x00 0. "CWDE,The CAAM watchdog timer expired" "0,1"
|
|
group.long 0xB04++0x03
|
|
line.long 0x00 "REIE,Recoverable Error Interrupt Enable"
|
|
bitfld.long 0x00 27. "JBAE3,JR3-initiated job execution caused bus access error" "0,1"
|
|
bitfld.long 0x00 26. "JBAE2,JR2-initiated job execution caused bus access error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "JBAE1,JR1-initiated job execution caused bus access error" "0,1"
|
|
bitfld.long 0x00 24. "JBAE0,JR0-initiated job execution caused bus access error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "RBAE,RTIC-initiated job execution caused bus access error" "0,1"
|
|
bitfld.long 0x00 0. "CWDE,CAAM watchdog timer expired" "0,1"
|
|
rgroup.long 0xB08++0x03
|
|
line.long 0x00 "REIF,Recoverable Error Interrupt Force"
|
|
bitfld.long 0x00 27. "JBAE3,JR3-initiated job execution caused bus access error" "0,1"
|
|
bitfld.long 0x00 26. "JBAE2,JR2-initiated job execution caused bus access error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "JBAE1,JR1-initiated job execution caused bus access error" "0,1"
|
|
bitfld.long 0x00 24. "JBAE0,JR0-initiated job execution caused bus access error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "RBAE,RTIC-initiated job execution caused bus access error" "0,1"
|
|
bitfld.long 0x00 0. "CWDE,CAAM watchdog timer expired" "0,1"
|
|
group.long 0xB0C++0x03
|
|
line.long 0x00 "REIH,Recoverable Error Interrupt Halt"
|
|
bitfld.long 0x00 27. "JBAE3,Halt CAAM if JR3-initiated job execution caused bus access error" "0: Don't halt CAAM if JR3-initiated job..,1: Halt CAAM if JR3-initiated job execution.."
|
|
bitfld.long 0x00 26. "JBAE2,Halt CAAM if JR2-initiated job execution caused bus access error" "0: Don't halt CAAM if JR2-initiated job..,1: Halt CAAM if JR2-initiated job execution.."
|
|
newline
|
|
bitfld.long 0x00 25. "JBAE1,Halt CAAM if JR1-initiated job execution caused bus access error" "0: Don't halt CAAM if JR1-initiated job..,1: Halt CAAM if JR1-initiated job execution.."
|
|
bitfld.long 0x00 24. "JBAE0,Halt CAAM if JR0-initiated job execution caused bus access error" "0: Don't halt CAAM if JR0-initiated job..,1: Halt CAAM if JR0-initiated job execution.."
|
|
newline
|
|
bitfld.long 0x00 16. "RBAE,Halt CAAM if RTIC-initiated job execution caused bus access error" "0: Don't halt CAAM if RTIC-initiated job..,1: Halt CAAM if RTIC-initiated job execution.."
|
|
bitfld.long 0x00 0. "CWDE,Halt CAAM if CAAM watchdog timer expires" "0: Don't halt CAAM if CAAM watchdog expired,1: Halt CAAM if CAAM watchdog expired"
|
|
repeat 4. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0xBD0)++0x03
|
|
line.long 0x00 "SMWPJRR[$1],Secure Memory Write Protect Job Ring Register $1"
|
|
bitfld.long 0x00 0. "SMR_WP_JRa,Secure Memory Registers Write Protect" "0,1"
|
|
repeat.end
|
|
wgroup.long 0xBE4++0x03
|
|
line.long 0x00 "SMCR_PG0,Secure Memory Command Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PAGE,This is the number of the page to be referenced in field CMD"
|
|
bitfld.long 0x00 8.--11. "PRTN,Partition: When an Allocate Page or De-allocate Partition command is issued the action is performed on the partition indicated in the PRTN field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CMD,Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xBEC++0x03
|
|
line.long 0x00 "SMCSR_PG0,Secure Memory Command Status Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "PAGE,Page"
|
|
bitfld.long 0x00 14.--15. "CERR,Command Error" "0: No Error,1: Command has not yet completed,2: A security failure occurred,3: Command Overflow"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "AERR,Allocation Error" "0,1,2,3"
|
|
bitfld.long 0x00 6.--7. "PO,Page Owner: Following a Page Inquiry Command this field indicates if the Page is owned by the entity that issued the inquiry owned by another entity or unowned" "0: Available Unowned,1: Page does not exist in this version or is not..,2: Another entity owns the page,3: Owned by the entity making the inquiry"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRTN,Following a Page Inquiry Command if the PO field is 10 or 11 this field indicates the partition to which the page specified in the PAGE field is allocated" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.quad 0xC00++0x07
|
|
line.quad 0x00 "HT0_JD_ADDR,Holding Tank 0 Job Descriptor Address"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0xC08++0x07
|
|
line.quad 0x00 "HT0_SD_ADDR,Holding Tank 0 Shared Descriptor Address"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "SD_ADDR,Shared Descriptor Address"
|
|
rgroup.long 0xC10++0x03
|
|
line.long 0x00 "HT0_JQ_CTRL_MS,Holding Tank 0 Job Queue Control most-significant half"
|
|
bitfld.long 0x00 29. "WHL,Whole Descriptor" "0,1"
|
|
bitfld.long 0x00 28. "FOUR,Four Words" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "ILE,Immediate Little Endian" "0: No byte-swapping is performed for immediate..,1: Byte-swapping is performed for immediate data.."
|
|
bitfld.long 0x00 22.--26. "SHR_FROM,Share From" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 19. "DWORD_SWAP,Double Word Swap" "0: DWords are in the order most-significant word..,1: DWords are in the order least-significant.."
|
|
bitfld.long 0x00 17.--18. "HT_ERROR,Holding Tank Error" "0: NO_ERROR,1: Job Descriptor or Shared Descriptor length..,2: AXI_error while reading a Job Ring Shared..,?..."
|
|
newline
|
|
bitfld.long 0x00 16. "SOB,Shared or Burst" "0,1"
|
|
bitfld.long 0x00 15. "AMTD,Allow Make Trusted Descriptor" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "JDDS,Job Descriptor DID Select" "0: NON_SEQ_DID,1: SEQ_DID"
|
|
bitfld.long 0x00 8.--10. "SRC,Job Source" "0: Job Ring 0,1: Job Ring 1,2: Job Ring 2,3: Job Ring 3,4: RTIC,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "ID,Job ID" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0xC14++0x03
|
|
line.long 0x00 "HT0_JQ_CTRL_LS,Holding Tank 0 Job Queue Control least-significant half"
|
|
hexmask.long.word 0x00 21.--31. 1. "OUT_ICID,Output ICID"
|
|
bitfld.long 0x00 16.--19. "OUT_DID,Output DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 5.--15. 1. "PRIM_ICID,Primary ICID"
|
|
bitfld.long 0x00 4. "PRIM_TZ,Primary TZ" "0: TrustZone NonSecureWorld,1: TrustZone SecureWorld"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRIM_DID,Primary DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xC1C++0x03
|
|
line.long 0x00 "HT0_STATUS,Holding Tank Status"
|
|
bitfld.long 0x00 31. "BC,Been Changed" "0,1"
|
|
bitfld.long 0x00 30. "IN_USE,In Use" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "PEND_0,Pending for DECO 0" "0,1"
|
|
group.long 0xC24++0x03
|
|
line.long 0x00 "JQ_DEBUG_SEL,Job Queue Debug Select Register"
|
|
rbitfld.long 0x00 16.--18. "JOB_ID,Job ID" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. "HT_SEL,Holding Tank Select" "0,1"
|
|
rgroup.long 0xDBC++0x03
|
|
line.long 0x00 "JRJIDU_LS,Job Ring Job IDs in Use Register least-significant half"
|
|
bitfld.long 0x00 3. "JID03,Job ID 03" "0,1"
|
|
bitfld.long 0x00 2. "JID02,Job ID 02" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "JID01,Job ID 01" "0,1"
|
|
bitfld.long 0x00 0. "JID00,Job ID 00" "0,1"
|
|
rgroup.long 0xDC0++0x03
|
|
line.long 0x00 "JRJDJIFBC,Job Ring Job-Done Job ID FIFO BC"
|
|
bitfld.long 0x00 31. "BC,Been changed" "0,1"
|
|
rgroup.long 0xDC4++0x03
|
|
line.long 0x00 "JRJDJIF,Job Ring Job-Done Job ID FIFO"
|
|
bitfld.long 0x00 0.--2. "JOB_ID_ENTRY,Job ID entry" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0xDE4++0x03
|
|
line.long 0x00 "JRJDS1,Job Ring Job-Done Source 1"
|
|
bitfld.long 0x00 31. "VALID,Valid" "0,1"
|
|
bitfld.long 0x00 0.--1. "SRC,Source" "0,1,2,3"
|
|
rgroup.quad 0xE00++0x07
|
|
line.quad 0x00 "JRJDDA,Job Ring Job-Done Descriptor Address 0 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.long 0xFA0++0x03
|
|
line.long 0x00 "CRNR_MS,CHA Revision Number Register most-significant half"
|
|
bitfld.long 0x00 28.--31. "JRRN,Job Ring Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "DECORN,DECO Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "ZARN,ZUC Authentication Hardware Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "ZERN,ZUC Encryption Hardware Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SNW9RN,SNOW-f9 Hardware Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CRCRN,CRC Hardware Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xFA4++0x03
|
|
line.long 0x00 "CRNR_LS,CHA Revision Number Register least-significant half"
|
|
bitfld.long 0x00 28.--31. "PKRN,Public Key Hardware Accelerator Revision Number For PKHA-XT PKRN=1" "0: PKHA_SDV0,1: PKHA_SDV1,2: PKHA_SDV2,3: PKHA_SDV3,?..."
|
|
bitfld.long 0x00 24.--27. "KASRN,Kasumi f8/f9 Hardware Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SNW8RN,SNOW-f8 Hardware Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "RNGRN,Random Number Generator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MDRN,Message Digest Hardware Accelerator module Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "DESRN,DES Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "AESRN,AES Accelerator Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xFA8++0x03
|
|
line.long 0x00 "CTPR_MS,Compile Time Parameters Register most-significant half"
|
|
bitfld.long 0x00 28.--31. "AXI_PIPE_DEPTH,AXI Pipeline Depth" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 27. "AXI_LIODN,LIODN logic included" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "AXI_PRI,AXI Master Priority implemented" "0,1"
|
|
bitfld.long 0x00 25. "QI,Queue Manager interface (QI) implemented" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "ACC_CTL,System/user partition-based CAAM IP Bus register access control" "0,1"
|
|
bitfld.long 0x00 23. "C1C2,Separate C1 and C2 registers" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "PC,Performance Counter registers implemented" "0,1"
|
|
bitfld.long 0x00 20. "DECO_WD,DECO Watchdog Counter implemented" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "PM_EVT_BUS,Performance Monitor Event Bus implemented" "0,1"
|
|
bitfld.long 0x00 18. "SG8,Eight Scatter-Gather Tables implemented" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "MCFG_PS,Pointer Size field implemented" "0,1"
|
|
bitfld.long 0x00 16. "MCFG_BURST,Burst Configurability If MCFG_BURST is 0 the normal burst size is limited to 32 bytes and large bursts cannot be enabled" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "IP_CLK,IP Bus Slave Clock" "0,1"
|
|
bitfld.long 0x00 13. "DPAA2,ICIDs with AMQs supported" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "AI_INCL,AIOP interface implemented" "0,1"
|
|
bitfld.long 0x00 8.--10. "RNG_I,RNG Instantiations" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 4. "REG_PG_SIZE,CAAM register page size" "0: CAAM uses 4Kbyte register pages,1: CAAM uses 64Kbyte register pages"
|
|
bitfld.long 0x00 1. "VIRT_EN_POR_VALUE,Job Ring Virtualization POR state" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "VIRT_EN_INCL,Job Ring Virtualization programmable" "0,1"
|
|
rgroup.long 0xFAC++0x03
|
|
line.long 0x00 "CTPR_LS,Compile Time Parameters Register least-significant half"
|
|
bitfld.long 0x00 14. "DKP,Derived Key Protocol" "0: CAAM does not implement the Derived Key..,1: CAAM implements the Derived Key Protocol"
|
|
bitfld.long 0x00 13. "MAN_PROT,Manufacturing Protection protocol" "0: CAAM does not implement Manufacturing..,1: CAAM implements Manufacturing Protection.."
|
|
newline
|
|
bitfld.long 0x00 12. "DBL_CRC,Double CRC protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for.."
|
|
bitfld.long 0x00 11. "P3G_LTE,3GPP/LTE protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for 3G.."
|
|
newline
|
|
bitfld.long 0x00 10. "RSA,RSA protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for RSA.."
|
|
bitfld.long 0x00 9. "MACSEC,MACSEC protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
newline
|
|
bitfld.long 0x00 8. "TLS_PRF,TLS PRF protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
bitfld.long 0x00 7. "SSL_TLS,SSL/TLS protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
newline
|
|
bitfld.long 0x00 6. "IKE,IKE protocols" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
bitfld.long 0x00 5. "IPSEC,IPSEC protocols" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
newline
|
|
bitfld.long 0x00 4. "SRTP,SRTP protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
bitfld.long 0x00 3. "WIMAX,WiMax protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
newline
|
|
bitfld.long 0x00 2. "WIFI,WiFi protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for the.."
|
|
bitfld.long 0x00 1. "BLOB,Blob protocol" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for.."
|
|
newline
|
|
bitfld.long 0x00 0. "KG_DS,PK generation and digital signature protcols" "0: CAAM does not implement specialized support..,1: CAAM implements specialized support for.."
|
|
rgroup.long 0xFB4++0x03
|
|
line.long 0x00 "SMSTA,Secure Memory Status Register"
|
|
bitfld.long 0x00 28.--31. "PART,Partition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.word 0x00 16.--26. 1. "PAGE,Page"
|
|
newline
|
|
bitfld.long 0x00 15. "SMR_WP,Secure Memory Registers Write Protected" "0,1"
|
|
bitfld.long 0x00 12. "NS,The TrustZone nonsecure bit of the bus master whose access to Secure Memory was denied" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "DID,The DID of the bus master whose access to Secure Memory was denied" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "ACCERR,Access Error" "0: No error occurred,1: A bus transaction attempted to access a page..,2: A bus transaction attempted to access a..,3: A bus transaction attempted to read but reads..,4: A bus transaction attempted to write but..,?,6: A bus transaction attempted a non-key read..,?,?,9: Secure Memory Blob import or export was..,10: A Descriptor attempted a Secure Memory Blob..,11: A memory access was directed to Secure..,12: A bus transaction was attempted but the..,13: An attempt was made to access a page while..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "STATE,Current State" "0: Reset State,1: Initialize State,2: Normal State,3: Fail State,?..."
|
|
rgroup.long 0xFBC++0x03
|
|
line.long 0x00 "SMPO,Secure Memory Partition Owners Register"
|
|
bitfld.long 0x00 30.--31. "PO15,Partition Owner for partition 15" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "PO14,Partition Owner for partition 14" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "PO13,Partition Owner for partition 13" "0,1,2,3"
|
|
bitfld.long 0x00 24.--25. "PO12,Partition Owner for partition 12" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "PO11,Partition Owner for partition 11" "0,1,2,3"
|
|
bitfld.long 0x00 20.--21. "PO10,Partition Owner for partition 10" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "PO9,Partition Owner for partition 9" "0,1,2,3"
|
|
bitfld.long 0x00 16.--17. "PO8,Partition Owner for partition 8" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "PO7,Partition Owner for partition 7" "0,1,2,3"
|
|
bitfld.long 0x00 12.--13. "PO6,Partition Owner for partition 6" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "PO5,Partition Owner for partition 5" "0,1,2,3"
|
|
bitfld.long 0x00 8.--9. "PO4,Partition Owner for partition 4" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PO3,Partition Owner for partition 3" "0,1,2,3"
|
|
bitfld.long 0x00 4.--5. "PO2,Partition Owner for partition 2" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "PO1,Partition Owner for partition 1" "0,1,2,3"
|
|
bitfld.long 0x00 0.--1. "PO0,Partition Owner for partition" "0: Available Unowned,1: Partition 0 does not exist in this version,2: Another entity owns partition 0,3: The entity that read the SMPO register owns.."
|
|
rgroup.quad 0xFC0++0x07
|
|
line.quad 0x00 "FAR,Fault Address Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "FAR,Fault Address"
|
|
rgroup.long 0xFC8++0x03
|
|
line.long 0x00 "FADID,Fault Address DID Register"
|
|
hexmask.long.word 0x00 5.--15. 1. "FICID,DMA transaction ICID"
|
|
bitfld.long 0x00 4. "FNS,DMA transaction ns" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "FDID,DMA transaction DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xFCC++0x03
|
|
line.long 0x00 "FADR,Fault Address Detail Register"
|
|
bitfld.long 0x00 30.--31. "FERR,Fault Error Code" "0: OKAY - Normal Access,?,2: SLVERR - Slave Error,3: DECERR - Decode Error"
|
|
bitfld.long 0x00 28. "FNS,Non-secure (AXI bus ns bit) access to Secure Memory" "0: CAAM DMA was asserting ns=0 at the time of..,1: CAAM DMA was asserting ns=1 at the time of.."
|
|
newline
|
|
bitfld.long 0x00 27. "FBNDG,Access permission binding access to Secure Memory" "0: CAAM DMA was not reading access permissions..,1: CAAM DMA was reading access permissions from.."
|
|
bitfld.long 0x00 26. "FTDSC,Trusted Descriptor access to Secure Memory" "0: CAAM DMA was not executing a Trusted..,1: CAAM DMA was executing a Trusted Descriptor.."
|
|
newline
|
|
bitfld.long 0x00 25. "FKEY,Key Access" "0: CAAM DMA was not attempting to perform a key..,1: CAAM DMA was attempting to perform a key read.."
|
|
bitfld.long 0x00 24. "FKMOD,Key Modifier" "0: CAAM DMA was not attempting to read the key..,1: CAAM DMA was attempting to read the key.."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "FSZ_EXT,AXI Transaction Transfer Size - extended" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15. "DTYP,Data Type" "0: message data,1: control data"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "JSRC,Job Source" "0: Job Ring 0,1: Job Ring 1,2: Job Ring 2,3: Job Ring 3,4: RTIC,?..."
|
|
bitfld.long 0x00 8.--11. "BLKID,Block ID" "?,?,?,?,4: job queue controller Burst Buffer,5: One of the Job Rings (see JSRC field),?,?,8: DECO0,?..."
|
|
newline
|
|
bitfld.long 0x00 7. "TYP,AXI Transaction Type" "0: ,1: "
|
|
hexmask.long.byte 0x00 0.--6. 1. "FSZ,AXI Transaction Transfer Size"
|
|
rgroup.long 0xFD4++0x03
|
|
line.long 0x00 "CSTA,CAAM Status Register"
|
|
bitfld.long 0x00 10. "PLEND,Platform Endianness" "0: Platform default is Little Endian,1: Platform default is Big Endian"
|
|
bitfld.long 0x00 8.--9. "MOO,Mode of Operation" "0: NON_SECURE,1: SECURE,2: TRUSTED,3: FAIL"
|
|
newline
|
|
bitfld.long 0x00 2. "TRNG_IDLE,TRNG Idle" "0,1"
|
|
bitfld.long 0x00 1. "IDLE,CAAM Idle" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "BSY,CAAM Busy" "0,1"
|
|
rgroup.long 0xFD8++0x03
|
|
line.long 0x00 "SMVID_MS,Secure Memory Version ID Register most-significant half"
|
|
hexmask.long.word 0x00 16.--25. 1. "MAX_NPAG,Maximum allowable value for NPAG"
|
|
bitfld.long 0x00 12.--15. "NPRT,This is the highest numbered Secure Memory partition so there can be 1 to 16 partitions" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "NPAG,This is the highest numbered page of Secure Memory"
|
|
rgroup.long 0xFDC++0x03
|
|
line.long 0x00 "SMVID_LS,Secure Memory Version ID Register least-significant half"
|
|
bitfld.long 0x00 16.--18. "PSIZ,Page Size" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.byte 0x00 8.--15. 1. "SMJV,Secure Memory Major Version ID"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "SMNV,Secure Memory Minor Version ID"
|
|
rgroup.long 0xFE0++0x03
|
|
line.long 0x00 "RVID,RTIC Version ID Register"
|
|
bitfld.long 0x00 27. "MD,Memory Block D Available" "0,1"
|
|
bitfld.long 0x00 26. "MC,Memory Block C Available" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "MB,Memory Block B Available" "0,1"
|
|
bitfld.long 0x00 24. "MA,Memory Block A Available" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "SHA_512,SHA-512" "0: RTIC cannot use the SHA-512 hashing algorithm,1: RTIC can use the SHA-512 hashing algorithm"
|
|
bitfld.long 0x00 17. "SHA_256,SHA-256" "0: RTIC cannot use the SHA-256 hashing algorithm,1: RTIC can use the SHA-256 hashing algorithm"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "RMJV,RTIC Major Version"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RMNV,RTIC Minor Version"
|
|
rgroup.long 0xFE4++0x03
|
|
line.long 0x00 "CCBVID,CHA Cluster Block Version ID Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CAAM_ERA,CAAM Era"
|
|
hexmask.long.byte 0x00 8.--15. 1. "AMJV,Accelerator Major Revision Number"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "AMNV,Accelerator Minor Revision Number"
|
|
rgroup.long 0xFE8++0x03
|
|
line.long 0x00 "CHAVID_MS,CHA Version ID Register most-significant half"
|
|
bitfld.long 0x00 28.--31. "JRVID,Job Ring Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "DECOVID,DECO Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "ZAVID,ZUC Authentication Hardware Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "ZEVID,ZUC Encryption Hardware Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SNW9VID,SNOW-f9 Hardware Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CRCVID,CRC Hardware Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xFEC++0x03
|
|
line.long 0x00 "CHAVID_LS,CHA Version ID Register least-significant half"
|
|
bitfld.long 0x00 28.--31. "PKVID,Public Key Hardware Accelerator Version ID" "0: PKHA-XT (32-bit) minimum modulus five bytes,1: PKHA-SD (32-bit),2: PKHA-SD (64-bit),3: PKHA-SD (128-bit),?..."
|
|
bitfld.long 0x00 24.--27. "KASVID,Kasumi f8/f9 Hardware Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SNW8VID,SNOW-f8 Hardware Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "RNGVID,Random Number Generator Version ID" "?,?,2: RNGB,?,4: RNG4,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MDVID,Message Digest Hardware Accelerator Version ID" "0: Low-power MDHA with SHA-1 SHA-256 SHA 224 MD5..,1: Low-power MDHA with SHA-1 SHA-256 SHA 224..,2: Medium-performance MDHA with SHA-1 SHA-256..,3: High-performance MDHA with SHA-1 SHA-256 SHA..,?..."
|
|
bitfld.long 0x00 4.--7. "DESVID,DES Accelerator Version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "AESVID,AES Accelerator Version ID" "?,?,?,3: Low-power AESA implementing ECB CBC CBC-CS2..,4: High-performance AESA implementing ECB CBC..,?..."
|
|
rgroup.long 0xFF0++0x03
|
|
line.long 0x00 "CHANUM_MS,CHA Number Register most-significant half"
|
|
bitfld.long 0x00 28.--31. "JRNUM,The number of copies of the Job Ring that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "DECONUM,The number of copies of the DECO that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "ZANUM,The number of copies of ZUCA that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "ZENUM,The number of copies of ZUCE that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SNW9NUM,The number of copies of the SNOW-f9 module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CRCNUM,The number of copies of the CRC module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xFF4++0x03
|
|
line.long 0x00 "CHANUM_LS,CHA Number Register least-significant half"
|
|
bitfld.long 0x00 28.--31. "PKNUM,The number of copies of the Public Key module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "KASNUM,The number of copies of the Kasumi module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SNW8NUM,The number of copies of the SNOW-f8 module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "RNGNUM,The number of copies of the Random Number Generator that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MDNUM,The number of copies of the MDHA (Hashing module) that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "ARC4NUM,The number of copies of the ARC4 module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "DESNUM,The number of copies of the DES module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "AESNUM,The number of copies of the AES module that are implemented in this version of CAAM" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xFF8++0x03
|
|
line.long 0x00 "CAAMVID_MS,CAAM Version ID Register most-significant half"
|
|
hexmask.long.word 0x00 16.--31. 1. "IP_ID,ID for CAAM"
|
|
hexmask.long.byte 0x00 8.--15. 1. "MAJ_REV,Major revision number for CAAM"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MIN_REV,Minor revision number for CAAM"
|
|
rgroup.long 0xFFC++0x03
|
|
line.long 0x00 "CAAMVID_LS,CAAM Version ID Register least-significant half"
|
|
hexmask.long.byte 0x00 24.--31. 1. "COMPILE_OPT,Compile options for CAAM"
|
|
hexmask.long.byte 0x00 16.--23. 1. "INTG_OPT,Integration options for CAAM"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "ECO_REV,ECO revision for CAAM"
|
|
hexmask.long.byte 0x00 0.--7. 1. "CONFIG_OPT,Configuration options for CAAM"
|
|
group.quad 0x10000++0x07
|
|
line.quad 0x00 "IRBAR_JR0,Input Ring Base Address Register for Job Ring 0"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "IRBA,Input Ring Base Address"
|
|
group.long 0x1000C++0x03
|
|
line.long 0x00 "IRSR_JR0,Input Ring Size Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRS,Input Ring Size"
|
|
group.long 0x10014++0x03
|
|
line.long 0x00 "IRSAR_JR0,Input Ring Slots Available Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRSA,Input Ring Slots Available"
|
|
group.long 0x1001C++0x03
|
|
line.long 0x00 "IRJAR_JR0,Input Ring Jobs Added Register for Job Ring0"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRJA,Input Ring Jobs Added"
|
|
group.quad 0x10020++0x07
|
|
line.quad 0x00 "ORBAR_JR0,Output Ring Base Address Register for Job Ring 0"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ORBA,Output Ring Base Address"
|
|
group.long 0x1002C++0x03
|
|
line.long 0x00 "ORSR_JR0,Output Ring Size Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORS,Output Ring Size"
|
|
group.long 0x10034++0x03
|
|
line.long 0x00 "ORJRR_JR0,Output Ring Jobs Removed Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORJR,Output Ring Jobs Removed"
|
|
group.long 0x1003C++0x03
|
|
line.long 0x00 "ORSFR_JR0,Output Ring Slots Full Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORSF,Output Ring Slots Full"
|
|
rgroup.long 0x10044++0x03
|
|
line.long 0x00 "JRSTAR_JR0,Job Ring Output Status Register for Job Ring 0"
|
|
bitfld.long 0x00 28.--31. "SSRC,Status source" "0: No Status Source (No Error or Status Reported),?,2: CCB Status Source (CCB Error Reported),3: Jump Halt User Status Source (User-Provided..,4: DECO Status Source (DECO Error Reported),?,6: Job Ring Status Source (Job Ring Error..,7: Jump Halt Condition Codes (Condition Code..,?..."
|
|
hexmask.long 0x00 0.--27. 1. "SSED,Source-specific error details"
|
|
group.long 0x1004C++0x03
|
|
line.long 0x00 "JRINTR_JR0,Job Ring Interrupt Status Register for Job Ring 0"
|
|
hexmask.long.word 0x00 16.--29. 1. "ERR_ORWI,Output ring write index with error"
|
|
rbitfld.long 0x00 8.--12. "ERR_TYPE,Error type" "?,1: Error writing status to Output Ring,?,3: Bad input ring base address (not on a 4-byte..,4: Bad output ring base address (not on a 4-byte..,5: Invalid write to Input Ring Base Address..,6: Invalid write to Output Ring Base Address..,7: Job Ring reset released before Job Ring is..,8: Removed too many jobs (ORJRR larger than ORSFR),9: Added too many jobs (IRJAR larger than IRSAR),10: Writing ORSF > ORS In these error cases the..,11: Writing IRSA > IRS,12: Writing ORWI > ORS in bytes,13: Writing IRRI > IRS in bytes,14: Writing IRSA when ring is active,15: Writing IRRI when ring is active,16: Writing ORSF when ring is active,17: Writing ORWI when ring is active,?..."
|
|
newline
|
|
eventfld.long 0x00 5. "EXIT_FAIL,Exit SNVS Fail State" "0,1"
|
|
eventfld.long 0x00 4. "ENTER_FAIL,Enter SNVS Fail State" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2.--3. "HALT,Halt the Job Ring" "0,1,2,3"
|
|
eventfld.long 0x00 1. "JRE,Job Ring Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "JRI,Job Ring Interrupt" "0,1"
|
|
group.long 0x10050++0x03
|
|
line.long 0x00 "JRCFGR_JR0_MS,Job Ring Configuration Register for Job Ring 0 most-significant half"
|
|
bitfld.long 0x00 30. "INCL_SEQ_OUT,Include Sequence Out Length" "0,1"
|
|
bitfld.long 0x00 29. "FAIL_MODE,Fail mode control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "DWSO,Double Word Swap Override" "0,1"
|
|
bitfld.long 0x00 17. "PEO,Platform Endian Override - The bit is XORed with the PLEND bit in the CaCSTA Register and the other swap bits in the Job Ring Configuration Register to determine the AXI Master's view of memory endianness when executing Job Descriptors from this Job.." "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DMBS,Descriptor Message Data Byte Swap (this applies only to internal message data transfers to/from DECO Descriptor Buffers)" "0,1"
|
|
bitfld.long 0x00 14. "CWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of control data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 12. "CBSO,To assist with mixed Endianness platforms this bit configures a byte swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "MWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 9. "MHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of message data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "MBSO,To assist with mixed Endianness platforms this bit configures a byte swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 6. "CWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of control data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 4. "CBSI,To assist with mixed Endianness platforms this bit configures a byte swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "MWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of message data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 1. "MHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of message data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "MBSI,To assist with mixed Endianness platforms this bit configures a byte swap of message data read by CAAM DMA" "0,1"
|
|
group.long 0x10054++0x03
|
|
line.long 0x00 "JRCFGR_JR0_LS,Job Ring Configuration Register for Job Ring 0 least-significant half"
|
|
hexmask.long.word 0x00 16.--31. 1. "ICTT,Interrupt Coalescing Timer Threshold"
|
|
hexmask.long.byte 0x00 8.--15. 1. "ICDCT,Interrupt Coalescing Descriptor Count Threshold"
|
|
newline
|
|
bitfld.long 0x00 1. "ICEN,Interrupt Coalescing Enable" "0: Interrupt coalescing is disabled,1: Interrupt coalescing is enabled"
|
|
bitfld.long 0x00 0. "IMSK,Interrupt Mask" "0: Interrupt enabled,1: Interrupt masked"
|
|
group.long 0x1005C++0x03
|
|
line.long 0x00 "IRRIR_JR0,Input Ring Read Index Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--12. 1. "IRRI,Input Ring Read Index"
|
|
group.long 0x10064++0x03
|
|
line.long 0x00 "ORWIR_JR0,Output Ring Write Index Register for Job Ring 0"
|
|
hexmask.long.word 0x00 0.--13. 1. "ORWI,Output Ring Write Index"
|
|
wgroup.long 0x1006C++0x03
|
|
line.long 0x00 "JRCR_JR0,Job Ring Command Register for Job Ring 0"
|
|
bitfld.long 0x00 1. "PARK,Park - When PARK is 0 software writes a 1 to PARK to request that the Job Ring be parked i" "0,1"
|
|
bitfld.long 0x00 0. "RESET,Reset - When RESET is 0 software writes a 1 to RESET to request a flush of the Job Ring" "0,1"
|
|
rgroup.long 0x10704++0x03
|
|
line.long 0x00 "JR0AAV,Job Ring 0 Address-Array Valid Register"
|
|
bitfld.long 0x00 31. "BC,Been Changed" "0,1"
|
|
bitfld.long 0x00 3. "V3,Valid 3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "V2,Valid 2" "0,1"
|
|
bitfld.long 0x00 1. "V1,Valid 1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "V0,Valid 0" "0,1"
|
|
rgroup.quad 0x10800++0x07
|
|
line.quad 0x00 "JR0AAA0,Job Ring 0 Address-Array Address 0 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x10808++0x07
|
|
line.quad 0x00 "JR0AAA1,Job Ring 0 Address-Array Address 1 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x10810++0x07
|
|
line.quad 0x00 "JR0AAA2,Job Ring 0 Address-Array Address 2 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x10818++0x07
|
|
line.quad 0x00 "JR0AAA3,Job Ring 0 Address-Array Address 3 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.long 0x10A00++0x03
|
|
line.long 0x00 "P0SDID_JR0,Partition 0 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A04++0x03
|
|
line.long 0x00 "P0SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A08++0x03
|
|
line.long 0x00 "P0SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A0C++0x03
|
|
line.long 0x00 "P0SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A10++0x03
|
|
line.long 0x00 "P1SDID_JR0,Partition 1 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A14++0x03
|
|
line.long 0x00 "P1SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A18++0x03
|
|
line.long 0x00 "P1SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A1C++0x03
|
|
line.long 0x00 "P1SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A20++0x03
|
|
line.long 0x00 "P2SDID_JR0,Partition 2 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A24++0x03
|
|
line.long 0x00 "P2SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A28++0x03
|
|
line.long 0x00 "P2SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A2C++0x03
|
|
line.long 0x00 "P2SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A30++0x03
|
|
line.long 0x00 "P3SDID_JR0,Partition 3 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A34++0x03
|
|
line.long 0x00 "P3SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A38++0x03
|
|
line.long 0x00 "P3SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A3C++0x03
|
|
line.long 0x00 "P3SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A40++0x03
|
|
line.long 0x00 "P4SDID_JR0,Partition 4 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A44++0x03
|
|
line.long 0x00 "P4SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A48++0x03
|
|
line.long 0x00 "P4SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A4C++0x03
|
|
line.long 0x00 "P4SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A50++0x03
|
|
line.long 0x00 "P5SDID_JR0,Partition 5 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A54++0x03
|
|
line.long 0x00 "P5SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A58++0x03
|
|
line.long 0x00 "P5SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A5C++0x03
|
|
line.long 0x00 "P5SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A60++0x03
|
|
line.long 0x00 "P6SDID_JR0,Partition 6 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A64++0x03
|
|
line.long 0x00 "P6SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A68++0x03
|
|
line.long 0x00 "P6SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A6C++0x03
|
|
line.long 0x00 "P6SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A70++0x03
|
|
line.long 0x00 "P7SDID_JR0,Partition 7 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A74++0x03
|
|
line.long 0x00 "P7SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A78++0x03
|
|
line.long 0x00 "P7SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A7C++0x03
|
|
line.long 0x00 "P7SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A80++0x03
|
|
line.long 0x00 "P8SDID_JR0,Partition 8 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A84++0x03
|
|
line.long 0x00 "P8SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A88++0x03
|
|
line.long 0x00 "P8SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A8C++0x03
|
|
line.long 0x00 "P8SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10A90++0x03
|
|
line.long 0x00 "P9SDID_JR0,Partition 9 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10A94++0x03
|
|
line.long 0x00 "P9SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10A98++0x03
|
|
line.long 0x00 "P9SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10A9C++0x03
|
|
line.long 0x00 "P9SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10AA0++0x03
|
|
line.long 0x00 "P10SDID_JR0,Partition 10 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10AA4++0x03
|
|
line.long 0x00 "P10SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10AA8++0x03
|
|
line.long 0x00 "P10SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10AAC++0x03
|
|
line.long 0x00 "P10SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10AB0++0x03
|
|
line.long 0x00 "P11SDID_JR0,Partition 11 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10AB4++0x03
|
|
line.long 0x00 "P11SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10AB8++0x03
|
|
line.long 0x00 "P11SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10ABC++0x03
|
|
line.long 0x00 "P11SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10AC0++0x03
|
|
line.long 0x00 "P12SDID_JR0,Partition 12 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10AC4++0x03
|
|
line.long 0x00 "P12SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10AC8++0x03
|
|
line.long 0x00 "P12SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10ACC++0x03
|
|
line.long 0x00 "P12SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10AD0++0x03
|
|
line.long 0x00 "P13SDID_JR0,Partition 13 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10AD4++0x03
|
|
line.long 0x00 "P13SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10AD8++0x03
|
|
line.long 0x00 "P13SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10ADC++0x03
|
|
line.long 0x00 "P13SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10AE0++0x03
|
|
line.long 0x00 "P14SDID_JR0,Partition 14 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10AE4++0x03
|
|
line.long 0x00 "P14SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10AE8++0x03
|
|
line.long 0x00 "P14SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10AEC++0x03
|
|
line.long 0x00 "P14SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x10AF0++0x03
|
|
line.long 0x00 "P15SDID_JR0,Partition 15 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x10AF4++0x03
|
|
line.long 0x00 "P15SMAPR_JR0,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x10AF8++0x03
|
|
line.long 0x00 "P15SMAG2_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x10AFC++0x03
|
|
line.long 0x00 "P15SMAG1_JR0,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
wgroup.long 0x10BE4++0x03
|
|
line.long 0x00 "SMCR_JR0,Secure Memory Command Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PAGE,This is the number of the page to be referenced in field CMD"
|
|
bitfld.long 0x00 8.--11. "PRTN,Partition: When an Allocate Page or De-allocate Partition command is issued the action is performed on the partition indicated in the PRTN field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CMD,Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x10BEC++0x03
|
|
line.long 0x00 "SMCSR_JR0,Secure Memory Command Status Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "PAGE,Page"
|
|
bitfld.long 0x00 14.--15. "CERR,Command Error" "0: No Error,1: Command has not yet completed,2: A security failure occurred,3: Command Overflow"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "AERR,Allocation Error" "0,1,2,3"
|
|
bitfld.long 0x00 6.--7. "PO,Page Owner: Following a Page Inquiry Command this field indicates if the Page is owned by the entity that issued the inquiry owned by another entity or unowned" "0: Available Unowned,1: Page does not exist in this version or is not..,2: Another entity owns the page,3: Owned by the entity making the inquiry"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRTN,Following a Page Inquiry Command if the PO field is 10 or 11 this field indicates the partition to which the page specified in the PAGE field is allocated" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x10E00++0x03
|
|
line.long 0x00 "REIR0JR0,Recoverable Error Interrupt Record 0 for Job Ring 0"
|
|
bitfld.long 0x00 31. "MISS,If MISS=1 a second recoverable error associated with JR occurred before REIR0JR was written following a previous JR recoverable error" "0,1"
|
|
bitfld.long 0x00 24.--25. "TYPE,This field indicates the type of the recoverable error" "0,1,2,3"
|
|
rgroup.quad 0x10E08++0x07
|
|
line.quad 0x00 "REIR2JR0,Recoverable Error Interrupt Record 2 for Job Ring 0"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ADDR,Address associated with the recoverable JR error"
|
|
rgroup.long 0x10E10++0x03
|
|
line.long 0x00 "REIR4JR0,Recoverable Error Interrupt Record 4 for Job Ring 0"
|
|
bitfld.long 0x00 30.--31. "MIX,This field holds the memory interface index associated with the recoverable error" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "ERR,This field holds the AXI error response associated with the recoverable error" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23. "RWB,This field specifies whether the memory access was a read or write" "0,1"
|
|
bitfld.long 0x00 20.--22. "AXPROT,This field holds the AXI protection transaction attribute used for the memory access" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "AXCACHE,This field holds the AXI cache control transaction attribute used for the memory access" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 11.--14. "DID,This field holds the DID associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "ICID,This field holds the ICID associated with the recoverable error"
|
|
rgroup.long 0x10E14++0x03
|
|
line.long 0x00 "REIR5JR0,Recoverable Error Interrupt Record 5 for Job Ring 0"
|
|
bitfld.long 0x00 29. "SMA,This field indicates whether the bus transaction associated with the recoverable error was an attempted access to CAAM Secure Memory" "0,1"
|
|
bitfld.long 0x00 28. "KEY,This field indicates whether the bus transaction associated with the recoverable error was an attempted key access to CAAM Secure Memory" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "KMOD,This field indicates whether the bus transaction associated with the recoverable error was an attempt to read the key modifier associated with an CAAM Secure Memory partition" "0,1"
|
|
bitfld.long 0x00 26. "TDSC,This field indicates whether the bus transaction associated with the recoverable error was an attempt to assert trusted descriptor privilege when accessing an CAAM Secure Memory partition" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BNDG,This field indicates whether the bus transaction associated with the recoverable error was initiating an CAAM Secure Memory blob operation" "0,1"
|
|
bitfld.long 0x00 16.--19. "BID,This field holds the block identifier (see Internal Block ID) of the source of the AXI transaction associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.quad 0x20000++0x07
|
|
line.quad 0x00 "IRBAR_JR1,Input Ring Base Address Register for Job Ring 1"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "IRBA,Input Ring Base Address"
|
|
group.long 0x2000C++0x03
|
|
line.long 0x00 "IRSR_JR1,Input Ring Size Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRS,Input Ring Size"
|
|
group.long 0x20014++0x03
|
|
line.long 0x00 "IRSAR_JR1,Input Ring Slots Available Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRSA,Input Ring Slots Available"
|
|
group.long 0x2001C++0x03
|
|
line.long 0x00 "IRJAR_JR1,Input Ring Jobs Added Register for Job Ring1"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRJA,Input Ring Jobs Added"
|
|
group.quad 0x20020++0x07
|
|
line.quad 0x00 "ORBAR_JR1,Output Ring Base Address Register for Job Ring 1"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ORBA,Output Ring Base Address"
|
|
group.long 0x2002C++0x03
|
|
line.long 0x00 "ORSR_JR1,Output Ring Size Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORS,Output Ring Size"
|
|
group.long 0x20034++0x03
|
|
line.long 0x00 "ORJRR_JR1,Output Ring Jobs Removed Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORJR,Output Ring Jobs Removed"
|
|
group.long 0x2003C++0x03
|
|
line.long 0x00 "ORSFR_JR1,Output Ring Slots Full Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORSF,Output Ring Slots Full"
|
|
rgroup.long 0x20044++0x03
|
|
line.long 0x00 "JRSTAR_JR1,Job Ring Output Status Register for Job Ring 1"
|
|
bitfld.long 0x00 28.--31. "SSRC,Status source" "0: No Status Source (No Error or Status Reported),?,2: CCB Status Source (CCB Error Reported),3: Jump Halt User Status Source (User-Provided..,4: DECO Status Source (DECO Error Reported),?,6: Job Ring Status Source (Job Ring Error..,7: Jump Halt Condition Codes (Condition Code..,?..."
|
|
hexmask.long 0x00 0.--27. 1. "SSED,Source-specific error details"
|
|
group.long 0x2004C++0x03
|
|
line.long 0x00 "JRINTR_JR1,Job Ring Interrupt Status Register for Job Ring 1"
|
|
hexmask.long.word 0x00 16.--29. 1. "ERR_ORWI,Output ring write index with error"
|
|
rbitfld.long 0x00 8.--12. "ERR_TYPE,Error type" "?,1: Error writing status to Output Ring,?,3: Bad input ring base address (not on a 4-byte..,4: Bad output ring base address (not on a 4-byte..,5: Invalid write to Input Ring Base Address..,6: Invalid write to Output Ring Base Address..,7: Job Ring reset released before Job Ring is..,8: Removed too many jobs (ORJRR larger than ORSFR),9: Added too many jobs (IRJAR larger than IRSAR),10: Writing ORSF > ORS In these error cases the..,11: Writing IRSA > IRS,12: Writing ORWI > ORS in bytes,13: Writing IRRI > IRS in bytes,14: Writing IRSA when ring is active,15: Writing IRRI when ring is active,16: Writing ORSF when ring is active,17: Writing ORWI when ring is active,?..."
|
|
newline
|
|
eventfld.long 0x00 5. "EXIT_FAIL,Exit SNVS Fail State" "0,1"
|
|
eventfld.long 0x00 4. "ENTER_FAIL,Enter SNVS Fail State" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2.--3. "HALT,Halt the Job Ring" "0,1,2,3"
|
|
eventfld.long 0x00 1. "JRE,Job Ring Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "JRI,Job Ring Interrupt" "0,1"
|
|
group.long 0x20050++0x03
|
|
line.long 0x00 "JRCFGR_JR1_MS,Job Ring Configuration Register for Job Ring 1 most-significant half"
|
|
bitfld.long 0x00 30. "INCL_SEQ_OUT,Include Sequence Out Length" "0,1"
|
|
bitfld.long 0x00 29. "FAIL_MODE,Fail mode control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "DWSO,Double Word Swap Override" "0,1"
|
|
bitfld.long 0x00 17. "PEO,Platform Endian Override - The bit is XORed with the PLEND bit in the CaCSTA Register and the other swap bits in the Job Ring Configuration Register to determine the AXI Master's view of memory endianness when executing Job Descriptors from this Job.." "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DMBS,Descriptor Message Data Byte Swap (this applies only to internal message data transfers to/from DECO Descriptor Buffers)" "0,1"
|
|
bitfld.long 0x00 14. "CWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of control data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 12. "CBSO,To assist with mixed Endianness platforms this bit configures a byte swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "MWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 9. "MHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of message data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "MBSO,To assist with mixed Endianness platforms this bit configures a byte swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 6. "CWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of control data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 4. "CBSI,To assist with mixed Endianness platforms this bit configures a byte swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "MWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of message data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 1. "MHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of message data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "MBSI,To assist with mixed Endianness platforms this bit configures a byte swap of message data read by CAAM DMA" "0,1"
|
|
group.long 0x20054++0x03
|
|
line.long 0x00 "JRCFGR_JR1_LS,Job Ring Configuration Register for Job Ring 1 least-significant half"
|
|
hexmask.long.word 0x00 16.--31. 1. "ICTT,Interrupt Coalescing Timer Threshold"
|
|
hexmask.long.byte 0x00 8.--15. 1. "ICDCT,Interrupt Coalescing Descriptor Count Threshold"
|
|
newline
|
|
bitfld.long 0x00 1. "ICEN,Interrupt Coalescing Enable" "0: Interrupt coalescing is disabled,1: Interrupt coalescing is enabled"
|
|
bitfld.long 0x00 0. "IMSK,Interrupt Mask" "0: Interrupt enabled,1: Interrupt masked"
|
|
group.long 0x2005C++0x03
|
|
line.long 0x00 "IRRIR_JR1,Input Ring Read Index Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--12. 1. "IRRI,Input Ring Read Index"
|
|
group.long 0x20064++0x03
|
|
line.long 0x00 "ORWIR_JR1,Output Ring Write Index Register for Job Ring 1"
|
|
hexmask.long.word 0x00 0.--13. 1. "ORWI,Output Ring Write Index"
|
|
wgroup.long 0x2006C++0x03
|
|
line.long 0x00 "JRCR_JR1,Job Ring Command Register for Job Ring 1"
|
|
bitfld.long 0x00 1. "PARK,Park - When PARK is 0 software writes a 1 to PARK to request that the Job Ring be parked i" "0,1"
|
|
bitfld.long 0x00 0. "RESET,Reset - When RESET is 0 software writes a 1 to RESET to request a flush of the Job Ring" "0,1"
|
|
rgroup.long 0x20704++0x03
|
|
line.long 0x00 "JR1AAV,Job Ring 1 Address-Array Valid Register"
|
|
bitfld.long 0x00 31. "BC,Been Changed" "0,1"
|
|
bitfld.long 0x00 3. "V3,Valid 3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "V2,Valid 2" "0,1"
|
|
bitfld.long 0x00 1. "V1,Valid 1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "V0,Valid 0" "0,1"
|
|
rgroup.quad 0x20800++0x07
|
|
line.quad 0x00 "JR1AAA0,Job Ring 1 Address-Array Address 0 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x20808++0x07
|
|
line.quad 0x00 "JR1AAA1,Job Ring 1 Address-Array Address 1 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x20810++0x07
|
|
line.quad 0x00 "JR1AAA2,Job Ring 1 Address-Array Address 2 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x20818++0x07
|
|
line.quad 0x00 "JR1AAA3,Job Ring 1 Address-Array Address 3 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.long 0x20A00++0x03
|
|
line.long 0x00 "P0SDID_JR1,Partition 0 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A04++0x03
|
|
line.long 0x00 "P0SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A08++0x03
|
|
line.long 0x00 "P0SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A0C++0x03
|
|
line.long 0x00 "P0SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A10++0x03
|
|
line.long 0x00 "P1SDID_JR1,Partition 1 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A14++0x03
|
|
line.long 0x00 "P1SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A18++0x03
|
|
line.long 0x00 "P1SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A1C++0x03
|
|
line.long 0x00 "P1SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A20++0x03
|
|
line.long 0x00 "P2SDID_JR1,Partition 2 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A24++0x03
|
|
line.long 0x00 "P2SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A28++0x03
|
|
line.long 0x00 "P2SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A2C++0x03
|
|
line.long 0x00 "P2SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A30++0x03
|
|
line.long 0x00 "P3SDID_JR1,Partition 3 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A34++0x03
|
|
line.long 0x00 "P3SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A38++0x03
|
|
line.long 0x00 "P3SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A3C++0x03
|
|
line.long 0x00 "P3SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A40++0x03
|
|
line.long 0x00 "P4SDID_JR1,Partition 4 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A44++0x03
|
|
line.long 0x00 "P4SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A48++0x03
|
|
line.long 0x00 "P4SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A4C++0x03
|
|
line.long 0x00 "P4SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A50++0x03
|
|
line.long 0x00 "P5SDID_JR1,Partition 5 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A54++0x03
|
|
line.long 0x00 "P5SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A58++0x03
|
|
line.long 0x00 "P5SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A5C++0x03
|
|
line.long 0x00 "P5SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A60++0x03
|
|
line.long 0x00 "P6SDID_JR1,Partition 6 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A64++0x03
|
|
line.long 0x00 "P6SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A68++0x03
|
|
line.long 0x00 "P6SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A6C++0x03
|
|
line.long 0x00 "P6SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A70++0x03
|
|
line.long 0x00 "P7SDID_JR1,Partition 7 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A74++0x03
|
|
line.long 0x00 "P7SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A78++0x03
|
|
line.long 0x00 "P7SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A7C++0x03
|
|
line.long 0x00 "P7SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A80++0x03
|
|
line.long 0x00 "P8SDID_JR1,Partition 8 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A84++0x03
|
|
line.long 0x00 "P8SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A88++0x03
|
|
line.long 0x00 "P8SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A8C++0x03
|
|
line.long 0x00 "P8SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20A90++0x03
|
|
line.long 0x00 "P9SDID_JR1,Partition 9 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20A94++0x03
|
|
line.long 0x00 "P9SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20A98++0x03
|
|
line.long 0x00 "P9SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20A9C++0x03
|
|
line.long 0x00 "P9SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20AA0++0x03
|
|
line.long 0x00 "P10SDID_JR1,Partition 10 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20AA4++0x03
|
|
line.long 0x00 "P10SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20AA8++0x03
|
|
line.long 0x00 "P10SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20AAC++0x03
|
|
line.long 0x00 "P10SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20AB0++0x03
|
|
line.long 0x00 "P11SDID_JR1,Partition 11 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20AB4++0x03
|
|
line.long 0x00 "P11SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20AB8++0x03
|
|
line.long 0x00 "P11SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20ABC++0x03
|
|
line.long 0x00 "P11SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20AC0++0x03
|
|
line.long 0x00 "P12SDID_JR1,Partition 12 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20AC4++0x03
|
|
line.long 0x00 "P12SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20AC8++0x03
|
|
line.long 0x00 "P12SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20ACC++0x03
|
|
line.long 0x00 "P12SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20AD0++0x03
|
|
line.long 0x00 "P13SDID_JR1,Partition 13 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20AD4++0x03
|
|
line.long 0x00 "P13SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20AD8++0x03
|
|
line.long 0x00 "P13SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20ADC++0x03
|
|
line.long 0x00 "P13SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20AE0++0x03
|
|
line.long 0x00 "P14SDID_JR1,Partition 14 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20AE4++0x03
|
|
line.long 0x00 "P14SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20AE8++0x03
|
|
line.long 0x00 "P14SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20AEC++0x03
|
|
line.long 0x00 "P14SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x20AF0++0x03
|
|
line.long 0x00 "P15SDID_JR1,Partition 15 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x20AF4++0x03
|
|
line.long 0x00 "P15SMAPR_JR1,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x20AF8++0x03
|
|
line.long 0x00 "P15SMAG2_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x20AFC++0x03
|
|
line.long 0x00 "P15SMAG1_JR1,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
wgroup.long 0x20BE4++0x03
|
|
line.long 0x00 "SMCR_JR1,Secure Memory Command Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PAGE,This is the number of the page to be referenced in field CMD"
|
|
bitfld.long 0x00 8.--11. "PRTN,Partition: When an Allocate Page or De-allocate Partition command is issued the action is performed on the partition indicated in the PRTN field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CMD,Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x20BEC++0x03
|
|
line.long 0x00 "SMCSR_JR1,Secure Memory Command Status Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "PAGE,Page"
|
|
bitfld.long 0x00 14.--15. "CERR,Command Error" "0: No Error,1: Command has not yet completed,2: A security failure occurred,3: Command Overflow"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "AERR,Allocation Error" "0,1,2,3"
|
|
bitfld.long 0x00 6.--7. "PO,Page Owner: Following a Page Inquiry Command this field indicates if the Page is owned by the entity that issued the inquiry owned by another entity or unowned" "0: Available Unowned,1: Page does not exist in this version or is not..,2: Another entity owns the page,3: Owned by the entity making the inquiry"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRTN,Following a Page Inquiry Command if the PO field is 10 or 11 this field indicates the partition to which the page specified in the PAGE field is allocated" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x20E00++0x03
|
|
line.long 0x00 "REIR0JR1,Recoverable Error Interrupt Record 0 for Job Ring 1"
|
|
bitfld.long 0x00 31. "MISS,If MISS=1 a second recoverable error associated with JR occurred before REIR0JR was written following a previous JR recoverable error" "0,1"
|
|
bitfld.long 0x00 24.--25. "TYPE,This field indicates the type of the recoverable error" "0,1,2,3"
|
|
rgroup.quad 0x20E08++0x07
|
|
line.quad 0x00 "REIR2JR1,Recoverable Error Interrupt Record 2 for Job Ring 1"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ADDR,Address associated with the recoverable JR error"
|
|
rgroup.long 0x20E10++0x03
|
|
line.long 0x00 "REIR4JR1,Recoverable Error Interrupt Record 4 for Job Ring 1"
|
|
bitfld.long 0x00 30.--31. "MIX,This field holds the memory interface index associated with the recoverable error" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "ERR,This field holds the AXI error response associated with the recoverable error" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23. "RWB,This field specifies whether the memory access was a read or write" "0,1"
|
|
bitfld.long 0x00 20.--22. "AXPROT,This field holds the AXI protection transaction attribute used for the memory access" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "AXCACHE,This field holds the AXI cache control transaction attribute used for the memory access" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 11.--14. "DID,This field holds the DID associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "ICID,This field holds the ICID associated with the recoverable error"
|
|
rgroup.long 0x20E14++0x03
|
|
line.long 0x00 "REIR5JR1,Recoverable Error Interrupt Record 5 for Job Ring 1"
|
|
bitfld.long 0x00 29. "SMA,This field indicates whether the bus transaction associated with the recoverable error was an attempted access to CAAM Secure Memory" "0,1"
|
|
bitfld.long 0x00 28. "KEY,This field indicates whether the bus transaction associated with the recoverable error was an attempted key access to CAAM Secure Memory" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "KMOD,This field indicates whether the bus transaction associated with the recoverable error was an attempt to read the key modifier associated with an CAAM Secure Memory partition" "0,1"
|
|
bitfld.long 0x00 26. "TDSC,This field indicates whether the bus transaction associated with the recoverable error was an attempt to assert trusted descriptor privilege when accessing an CAAM Secure Memory partition" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BNDG,This field indicates whether the bus transaction associated with the recoverable error was initiating an CAAM Secure Memory blob operation" "0,1"
|
|
bitfld.long 0x00 16.--19. "BID,This field holds the block identifier (see Internal Block ID) of the source of the AXI transaction associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.quad 0x30000++0x07
|
|
line.quad 0x00 "IRBAR_JR2,Input Ring Base Address Register for Job Ring 2"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "IRBA,Input Ring Base Address"
|
|
group.long 0x3000C++0x03
|
|
line.long 0x00 "IRSR_JR2,Input Ring Size Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRS,Input Ring Size"
|
|
group.long 0x30014++0x03
|
|
line.long 0x00 "IRSAR_JR2,Input Ring Slots Available Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRSA,Input Ring Slots Available"
|
|
group.long 0x3001C++0x03
|
|
line.long 0x00 "IRJAR_JR2,Input Ring Jobs Added Register for Job Ring2"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRJA,Input Ring Jobs Added"
|
|
group.quad 0x30020++0x07
|
|
line.quad 0x00 "ORBAR_JR2,Output Ring Base Address Register for Job Ring 2"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ORBA,Output Ring Base Address"
|
|
group.long 0x3002C++0x03
|
|
line.long 0x00 "ORSR_JR2,Output Ring Size Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORS,Output Ring Size"
|
|
group.long 0x30034++0x03
|
|
line.long 0x00 "ORJRR_JR2,Output Ring Jobs Removed Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORJR,Output Ring Jobs Removed"
|
|
group.long 0x3003C++0x03
|
|
line.long 0x00 "ORSFR_JR2,Output Ring Slots Full Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORSF,Output Ring Slots Full"
|
|
rgroup.long 0x30044++0x03
|
|
line.long 0x00 "JRSTAR_JR2,Job Ring Output Status Register for Job Ring 2"
|
|
bitfld.long 0x00 28.--31. "SSRC,Status source" "0: No Status Source (No Error or Status Reported),?,2: CCB Status Source (CCB Error Reported),3: Jump Halt User Status Source (User-Provided..,4: DECO Status Source (DECO Error Reported),?,6: Job Ring Status Source (Job Ring Error..,7: Jump Halt Condition Codes (Condition Code..,?..."
|
|
hexmask.long 0x00 0.--27. 1. "SSED,Source-specific error details"
|
|
group.long 0x3004C++0x03
|
|
line.long 0x00 "JRINTR_JR2,Job Ring Interrupt Status Register for Job Ring 2"
|
|
hexmask.long.word 0x00 16.--29. 1. "ERR_ORWI,Output ring write index with error"
|
|
rbitfld.long 0x00 8.--12. "ERR_TYPE,Error type" "?,1: Error writing status to Output Ring,?,3: Bad input ring base address (not on a 4-byte..,4: Bad output ring base address (not on a 4-byte..,5: Invalid write to Input Ring Base Address..,6: Invalid write to Output Ring Base Address..,7: Job Ring reset released before Job Ring is..,8: Removed too many jobs (ORJRR larger than ORSFR),9: Added too many jobs (IRJAR larger than IRSAR),10: Writing ORSF > ORS In these error cases the..,11: Writing IRSA > IRS,12: Writing ORWI > ORS in bytes,13: Writing IRRI > IRS in bytes,14: Writing IRSA when ring is active,15: Writing IRRI when ring is active,16: Writing ORSF when ring is active,17: Writing ORWI when ring is active,?..."
|
|
newline
|
|
eventfld.long 0x00 5. "EXIT_FAIL,Exit SNVS Fail State" "0,1"
|
|
eventfld.long 0x00 4. "ENTER_FAIL,Enter SNVS Fail State" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2.--3. "HALT,Halt the Job Ring" "0,1,2,3"
|
|
eventfld.long 0x00 1. "JRE,Job Ring Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "JRI,Job Ring Interrupt" "0,1"
|
|
group.long 0x30050++0x03
|
|
line.long 0x00 "JRCFGR_JR2_MS,Job Ring Configuration Register for Job Ring 2 most-significant half"
|
|
bitfld.long 0x00 30. "INCL_SEQ_OUT,Include Sequence Out Length" "0,1"
|
|
bitfld.long 0x00 29. "FAIL_MODE,Fail mode control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "DWSO,Double Word Swap Override" "0,1"
|
|
bitfld.long 0x00 17. "PEO,Platform Endian Override - The bit is XORed with the PLEND bit in the CaCSTA Register and the other swap bits in the Job Ring Configuration Register to determine the AXI Master's view of memory endianness when executing Job Descriptors from this Job.." "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DMBS,Descriptor Message Data Byte Swap (this applies only to internal message data transfers to/from DECO Descriptor Buffers)" "0,1"
|
|
bitfld.long 0x00 14. "CWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of control data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 12. "CBSO,To assist with mixed Endianness platforms this bit configures a byte swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "MWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 9. "MHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of message data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "MBSO,To assist with mixed Endianness platforms this bit configures a byte swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 6. "CWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of control data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 4. "CBSI,To assist with mixed Endianness platforms this bit configures a byte swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "MWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of message data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 1. "MHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of message data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "MBSI,To assist with mixed Endianness platforms this bit configures a byte swap of message data read by CAAM DMA" "0,1"
|
|
group.long 0x30054++0x03
|
|
line.long 0x00 "JRCFGR_JR2_LS,Job Ring Configuration Register for Job Ring 2 least-significant half"
|
|
hexmask.long.word 0x00 16.--31. 1. "ICTT,Interrupt Coalescing Timer Threshold"
|
|
hexmask.long.byte 0x00 8.--15. 1. "ICDCT,Interrupt Coalescing Descriptor Count Threshold"
|
|
newline
|
|
bitfld.long 0x00 1. "ICEN,Interrupt Coalescing Enable" "0: Interrupt coalescing is disabled,1: Interrupt coalescing is enabled"
|
|
bitfld.long 0x00 0. "IMSK,Interrupt Mask" "0: Interrupt enabled,1: Interrupt masked"
|
|
group.long 0x3005C++0x03
|
|
line.long 0x00 "IRRIR_JR2,Input Ring Read Index Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--12. 1. "IRRI,Input Ring Read Index"
|
|
group.long 0x30064++0x03
|
|
line.long 0x00 "ORWIR_JR2,Output Ring Write Index Register for Job Ring 2"
|
|
hexmask.long.word 0x00 0.--13. 1. "ORWI,Output Ring Write Index"
|
|
wgroup.long 0x3006C++0x03
|
|
line.long 0x00 "JRCR_JR2,Job Ring Command Register for Job Ring 2"
|
|
bitfld.long 0x00 1. "PARK,Park - When PARK is 0 software writes a 1 to PARK to request that the Job Ring be parked i" "0,1"
|
|
bitfld.long 0x00 0. "RESET,Reset - When RESET is 0 software writes a 1 to RESET to request a flush of the Job Ring" "0,1"
|
|
rgroup.long 0x30704++0x03
|
|
line.long 0x00 "JR2AAV,Job Ring 2 Address-Array Valid Register"
|
|
bitfld.long 0x00 31. "BC,Been Changed" "0,1"
|
|
bitfld.long 0x00 3. "V3,Valid 3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "V2,Valid 2" "0,1"
|
|
bitfld.long 0x00 1. "V1,Valid 1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "V0,Valid 0" "0,1"
|
|
rgroup.quad 0x30800++0x07
|
|
line.quad 0x00 "JR2AAA0,Job Ring 2 Address-Array Address 0 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x30808++0x07
|
|
line.quad 0x00 "JR2AAA1,Job Ring 2 Address-Array Address 1 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x30810++0x07
|
|
line.quad 0x00 "JR2AAA2,Job Ring 2 Address-Array Address 2 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x30818++0x07
|
|
line.quad 0x00 "JR2AAA3,Job Ring 2 Address-Array Address 3 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.long 0x30A00++0x03
|
|
line.long 0x00 "P0SDID_JR2,Partition 0 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A04++0x03
|
|
line.long 0x00 "P0SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A08++0x03
|
|
line.long 0x00 "P0SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A0C++0x03
|
|
line.long 0x00 "P0SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A10++0x03
|
|
line.long 0x00 "P1SDID_JR2,Partition 1 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A14++0x03
|
|
line.long 0x00 "P1SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A18++0x03
|
|
line.long 0x00 "P1SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A1C++0x03
|
|
line.long 0x00 "P1SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A20++0x03
|
|
line.long 0x00 "P2SDID_JR2,Partition 2 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A24++0x03
|
|
line.long 0x00 "P2SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A28++0x03
|
|
line.long 0x00 "P2SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A2C++0x03
|
|
line.long 0x00 "P2SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A30++0x03
|
|
line.long 0x00 "P3SDID_JR2,Partition 3 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A34++0x03
|
|
line.long 0x00 "P3SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A38++0x03
|
|
line.long 0x00 "P3SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A3C++0x03
|
|
line.long 0x00 "P3SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A40++0x03
|
|
line.long 0x00 "P4SDID_JR2,Partition 4 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A44++0x03
|
|
line.long 0x00 "P4SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A48++0x03
|
|
line.long 0x00 "P4SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A4C++0x03
|
|
line.long 0x00 "P4SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A50++0x03
|
|
line.long 0x00 "P5SDID_JR2,Partition 5 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A54++0x03
|
|
line.long 0x00 "P5SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A58++0x03
|
|
line.long 0x00 "P5SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A5C++0x03
|
|
line.long 0x00 "P5SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A60++0x03
|
|
line.long 0x00 "P6SDID_JR2,Partition 6 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A64++0x03
|
|
line.long 0x00 "P6SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A68++0x03
|
|
line.long 0x00 "P6SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A6C++0x03
|
|
line.long 0x00 "P6SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A70++0x03
|
|
line.long 0x00 "P7SDID_JR2,Partition 7 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A74++0x03
|
|
line.long 0x00 "P7SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A78++0x03
|
|
line.long 0x00 "P7SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A7C++0x03
|
|
line.long 0x00 "P7SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A80++0x03
|
|
line.long 0x00 "P8SDID_JR2,Partition 8 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A84++0x03
|
|
line.long 0x00 "P8SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A88++0x03
|
|
line.long 0x00 "P8SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A8C++0x03
|
|
line.long 0x00 "P8SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30A90++0x03
|
|
line.long 0x00 "P9SDID_JR2,Partition 9 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30A94++0x03
|
|
line.long 0x00 "P9SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30A98++0x03
|
|
line.long 0x00 "P9SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30A9C++0x03
|
|
line.long 0x00 "P9SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30AA0++0x03
|
|
line.long 0x00 "P10SDID_JR2,Partition 10 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30AA4++0x03
|
|
line.long 0x00 "P10SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30AA8++0x03
|
|
line.long 0x00 "P10SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30AAC++0x03
|
|
line.long 0x00 "P10SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30AB0++0x03
|
|
line.long 0x00 "P11SDID_JR2,Partition 11 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30AB4++0x03
|
|
line.long 0x00 "P11SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30AB8++0x03
|
|
line.long 0x00 "P11SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30ABC++0x03
|
|
line.long 0x00 "P11SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30AC0++0x03
|
|
line.long 0x00 "P12SDID_JR2,Partition 12 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30AC4++0x03
|
|
line.long 0x00 "P12SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30AC8++0x03
|
|
line.long 0x00 "P12SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30ACC++0x03
|
|
line.long 0x00 "P12SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30AD0++0x03
|
|
line.long 0x00 "P13SDID_JR2,Partition 13 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30AD4++0x03
|
|
line.long 0x00 "P13SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30AD8++0x03
|
|
line.long 0x00 "P13SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30ADC++0x03
|
|
line.long 0x00 "P13SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30AE0++0x03
|
|
line.long 0x00 "P14SDID_JR2,Partition 14 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30AE4++0x03
|
|
line.long 0x00 "P14SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30AE8++0x03
|
|
line.long 0x00 "P14SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30AEC++0x03
|
|
line.long 0x00 "P14SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x30AF0++0x03
|
|
line.long 0x00 "P15SDID_JR2,Partition 15 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x30AF4++0x03
|
|
line.long 0x00 "P15SMAPR_JR2,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x30AF8++0x03
|
|
line.long 0x00 "P15SMAG2_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x30AFC++0x03
|
|
line.long 0x00 "P15SMAG1_JR2,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
wgroup.long 0x30BE4++0x03
|
|
line.long 0x00 "SMCR_JR2,Secure Memory Command Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PAGE,This is the number of the page to be referenced in field CMD"
|
|
bitfld.long 0x00 8.--11. "PRTN,Partition: When an Allocate Page or De-allocate Partition command is issued the action is performed on the partition indicated in the PRTN field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CMD,Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x30BEC++0x03
|
|
line.long 0x00 "SMCSR_JR2,Secure Memory Command Status Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "PAGE,Page"
|
|
bitfld.long 0x00 14.--15. "CERR,Command Error" "0: No Error,1: Command has not yet completed,2: A security failure occurred,3: Command Overflow"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "AERR,Allocation Error" "0,1,2,3"
|
|
bitfld.long 0x00 6.--7. "PO,Page Owner: Following a Page Inquiry Command this field indicates if the Page is owned by the entity that issued the inquiry owned by another entity or unowned" "0: Available Unowned,1: Page does not exist in this version or is not..,2: Another entity owns the page,3: Owned by the entity making the inquiry"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRTN,Following a Page Inquiry Command if the PO field is 10 or 11 this field indicates the partition to which the page specified in the PAGE field is allocated" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x30E00++0x03
|
|
line.long 0x00 "REIR0JR2,Recoverable Error Interrupt Record 0 for Job Ring 2"
|
|
bitfld.long 0x00 31. "MISS,If MISS=1 a second recoverable error associated with JR occurred before REIR0JR was written following a previous JR recoverable error" "0,1"
|
|
bitfld.long 0x00 24.--25. "TYPE,This field indicates the type of the recoverable error" "0,1,2,3"
|
|
rgroup.quad 0x30E08++0x07
|
|
line.quad 0x00 "REIR2JR2,Recoverable Error Interrupt Record 2 for Job Ring 2"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ADDR,Address associated with the recoverable JR error"
|
|
rgroup.long 0x30E10++0x03
|
|
line.long 0x00 "REIR4JR2,Recoverable Error Interrupt Record 4 for Job Ring 2"
|
|
bitfld.long 0x00 30.--31. "MIX,This field holds the memory interface index associated with the recoverable error" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "ERR,This field holds the AXI error response associated with the recoverable error" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23. "RWB,This field specifies whether the memory access was a read or write" "0,1"
|
|
bitfld.long 0x00 20.--22. "AXPROT,This field holds the AXI protection transaction attribute used for the memory access" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "AXCACHE,This field holds the AXI cache control transaction attribute used for the memory access" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 11.--14. "DID,This field holds the DID associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "ICID,This field holds the ICID associated with the recoverable error"
|
|
rgroup.long 0x30E14++0x03
|
|
line.long 0x00 "REIR5JR2,Recoverable Error Interrupt Record 5 for Job Ring 2"
|
|
bitfld.long 0x00 29. "SMA,This field indicates whether the bus transaction associated with the recoverable error was an attempted access to CAAM Secure Memory" "0,1"
|
|
bitfld.long 0x00 28. "KEY,This field indicates whether the bus transaction associated with the recoverable error was an attempted key access to CAAM Secure Memory" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "KMOD,This field indicates whether the bus transaction associated with the recoverable error was an attempt to read the key modifier associated with an CAAM Secure Memory partition" "0,1"
|
|
bitfld.long 0x00 26. "TDSC,This field indicates whether the bus transaction associated with the recoverable error was an attempt to assert trusted descriptor privilege when accessing an CAAM Secure Memory partition" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BNDG,This field indicates whether the bus transaction associated with the recoverable error was initiating an CAAM Secure Memory blob operation" "0,1"
|
|
bitfld.long 0x00 16.--19. "BID,This field holds the block identifier (see Internal Block ID) of the source of the AXI transaction associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.quad 0x40000++0x07
|
|
line.quad 0x00 "IRBAR_JR3,Input Ring Base Address Register for Job Ring 3"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "IRBA,Input Ring Base Address"
|
|
group.long 0x4000C++0x03
|
|
line.long 0x00 "IRSR_JR3,Input Ring Size Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRS,Input Ring Size"
|
|
group.long 0x40014++0x03
|
|
line.long 0x00 "IRSAR_JR3,Input Ring Slots Available Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRSA,Input Ring Slots Available"
|
|
group.long 0x4001C++0x03
|
|
line.long 0x00 "IRJAR_JR3,Input Ring Jobs Added Register for Job Ring3"
|
|
hexmask.long.word 0x00 0.--9. 1. "IRJA,Input Ring Jobs Added"
|
|
group.quad 0x40020++0x07
|
|
line.quad 0x00 "ORBAR_JR3,Output Ring Base Address Register for Job Ring 3"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ORBA,Output Ring Base Address"
|
|
group.long 0x4002C++0x03
|
|
line.long 0x00 "ORSR_JR3,Output Ring Size Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORS,Output Ring Size"
|
|
group.long 0x40034++0x03
|
|
line.long 0x00 "ORJRR_JR3,Output Ring Jobs Removed Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORJR,Output Ring Jobs Removed"
|
|
group.long 0x4003C++0x03
|
|
line.long 0x00 "ORSFR_JR3,Output Ring Slots Full Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--9. 1. "ORSF,Output Ring Slots Full"
|
|
rgroup.long 0x40044++0x03
|
|
line.long 0x00 "JRSTAR_JR3,Job Ring Output Status Register for Job Ring 3"
|
|
bitfld.long 0x00 28.--31. "SSRC,Status source" "0: No Status Source (No Error or Status Reported),?,2: CCB Status Source (CCB Error Reported),3: Jump Halt User Status Source (User-Provided..,4: DECO Status Source (DECO Error Reported),?,6: Job Ring Status Source (Job Ring Error..,7: Jump Halt Condition Codes (Condition Code..,?..."
|
|
hexmask.long 0x00 0.--27. 1. "SSED,Source-specific error details"
|
|
group.long 0x4004C++0x03
|
|
line.long 0x00 "JRINTR_JR3,Job Ring Interrupt Status Register for Job Ring 3"
|
|
hexmask.long.word 0x00 16.--29. 1. "ERR_ORWI,Output ring write index with error"
|
|
rbitfld.long 0x00 8.--12. "ERR_TYPE,Error type" "?,1: Error writing status to Output Ring,?,3: Bad input ring base address (not on a 4-byte..,4: Bad output ring base address (not on a 4-byte..,5: Invalid write to Input Ring Base Address..,6: Invalid write to Output Ring Base Address..,7: Job Ring reset released before Job Ring is..,8: Removed too many jobs (ORJRR larger than ORSFR),9: Added too many jobs (IRJAR larger than IRSAR),10: Writing ORSF > ORS In these error cases the..,11: Writing IRSA > IRS,12: Writing ORWI > ORS in bytes,13: Writing IRRI > IRS in bytes,14: Writing IRSA when ring is active,15: Writing IRRI when ring is active,16: Writing ORSF when ring is active,17: Writing ORWI when ring is active,?..."
|
|
newline
|
|
eventfld.long 0x00 5. "EXIT_FAIL,Exit SNVS Fail State" "0,1"
|
|
eventfld.long 0x00 4. "ENTER_FAIL,Enter SNVS Fail State" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2.--3. "HALT,Halt the Job Ring" "0,1,2,3"
|
|
eventfld.long 0x00 1. "JRE,Job Ring Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "JRI,Job Ring Interrupt" "0,1"
|
|
group.long 0x40050++0x03
|
|
line.long 0x00 "JRCFGR_JR3_MS,Job Ring Configuration Register for Job Ring 3 most-significant half"
|
|
bitfld.long 0x00 30. "INCL_SEQ_OUT,Include Sequence Out Length" "0,1"
|
|
bitfld.long 0x00 29. "FAIL_MODE,Fail mode control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "DWSO,Double Word Swap Override" "0,1"
|
|
bitfld.long 0x00 17. "PEO,Platform Endian Override - The bit is XORed with the PLEND bit in the CaCSTA Register and the other swap bits in the Job Ring Configuration Register to determine the AXI Master's view of memory endianness when executing Job Descriptors from this Job.." "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DMBS,Descriptor Message Data Byte Swap (this applies only to internal message data transfers to/from DECO Descriptor Buffers)" "0,1"
|
|
bitfld.long 0x00 14. "CWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of control data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 12. "CBSO,To assist with mixed Endianness platforms this bit configures a byte swap of control data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "MWSO,To assist with mixed Endianness platforms this bit configures a fullword swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 9. "MHWSO,To assist with mixed Endianness platforms this bit configures a halfword swap of message data written by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "MBSO,To assist with mixed Endianness platforms this bit configures a byte swap of message data written by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 6. "CWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of control data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 4. "CBSI,To assist with mixed Endianness platforms this bit configures a byte swap of control data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "MWSI,To assist with mixed Endianness platforms this bit configures a fullword swap of message data read by CAAM DMA" "0,1"
|
|
bitfld.long 0x00 1. "MHWSI,To assist with mixed Endianness platforms this bit configures a halfword swap of message data read by CAAM DMA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "MBSI,To assist with mixed Endianness platforms this bit configures a byte swap of message data read by CAAM DMA" "0,1"
|
|
group.long 0x40054++0x03
|
|
line.long 0x00 "JRCFGR_JR3_LS,Job Ring Configuration Register for Job Ring 3 least-significant half"
|
|
hexmask.long.word 0x00 16.--31. 1. "ICTT,Interrupt Coalescing Timer Threshold"
|
|
hexmask.long.byte 0x00 8.--15. 1. "ICDCT,Interrupt Coalescing Descriptor Count Threshold"
|
|
newline
|
|
bitfld.long 0x00 1. "ICEN,Interrupt Coalescing Enable" "0: Interrupt coalescing is disabled,1: Interrupt coalescing is enabled"
|
|
bitfld.long 0x00 0. "IMSK,Interrupt Mask" "0: Interrupt enabled,1: Interrupt masked"
|
|
group.long 0x4005C++0x03
|
|
line.long 0x00 "IRRIR_JR3,Input Ring Read Index Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--12. 1. "IRRI,Input Ring Read Index"
|
|
group.long 0x40064++0x03
|
|
line.long 0x00 "ORWIR_JR3,Output Ring Write Index Register for Job Ring 3"
|
|
hexmask.long.word 0x00 0.--13. 1. "ORWI,Output Ring Write Index"
|
|
wgroup.long 0x4006C++0x03
|
|
line.long 0x00 "JRCR_JR3,Job Ring Command Register for Job Ring 3"
|
|
bitfld.long 0x00 1. "PARK,Park - When PARK is 0 software writes a 1 to PARK to request that the Job Ring be parked i" "0,1"
|
|
bitfld.long 0x00 0. "RESET,Reset - When RESET is 0 software writes a 1 to RESET to request a flush of the Job Ring" "0,1"
|
|
rgroup.long 0x40704++0x03
|
|
line.long 0x00 "JR3AAV,Job Ring 3 Address-Array Valid Register"
|
|
bitfld.long 0x00 31. "BC,Been Changed" "0,1"
|
|
bitfld.long 0x00 3. "V3,Valid 3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "V2,Valid 2" "0,1"
|
|
bitfld.long 0x00 1. "V1,Valid 1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "V0,Valid 0" "0,1"
|
|
rgroup.quad 0x40800++0x07
|
|
line.quad 0x00 "JR3AAA0,Job Ring 3 Address-Array Address 0 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x40808++0x07
|
|
line.quad 0x00 "JR3AAA1,Job Ring 3 Address-Array Address 1 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x40810++0x07
|
|
line.quad 0x00 "JR3AAA2,Job Ring 3 Address-Array Address 2 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.quad 0x40818++0x07
|
|
line.quad 0x00 "JR3AAA3,Job Ring 3 Address-Array Address 3 Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JD_ADDR,Job Descriptor Address"
|
|
rgroup.long 0x40A00++0x03
|
|
line.long 0x00 "P0SDID_JR3,Partition 0 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A04++0x03
|
|
line.long 0x00 "P0SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A08++0x03
|
|
line.long 0x00 "P0SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A0C++0x03
|
|
line.long 0x00 "P0SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A10++0x03
|
|
line.long 0x00 "P1SDID_JR3,Partition 1 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A14++0x03
|
|
line.long 0x00 "P1SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A18++0x03
|
|
line.long 0x00 "P1SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A1C++0x03
|
|
line.long 0x00 "P1SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A20++0x03
|
|
line.long 0x00 "P2SDID_JR3,Partition 2 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A24++0x03
|
|
line.long 0x00 "P2SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A28++0x03
|
|
line.long 0x00 "P2SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A2C++0x03
|
|
line.long 0x00 "P2SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A30++0x03
|
|
line.long 0x00 "P3SDID_JR3,Partition 3 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A34++0x03
|
|
line.long 0x00 "P3SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A38++0x03
|
|
line.long 0x00 "P3SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A3C++0x03
|
|
line.long 0x00 "P3SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A40++0x03
|
|
line.long 0x00 "P4SDID_JR3,Partition 4 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A44++0x03
|
|
line.long 0x00 "P4SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A48++0x03
|
|
line.long 0x00 "P4SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A4C++0x03
|
|
line.long 0x00 "P4SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A50++0x03
|
|
line.long 0x00 "P5SDID_JR3,Partition 5 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A54++0x03
|
|
line.long 0x00 "P5SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A58++0x03
|
|
line.long 0x00 "P5SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A5C++0x03
|
|
line.long 0x00 "P5SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A60++0x03
|
|
line.long 0x00 "P6SDID_JR3,Partition 6 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A64++0x03
|
|
line.long 0x00 "P6SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A68++0x03
|
|
line.long 0x00 "P6SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A6C++0x03
|
|
line.long 0x00 "P6SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A70++0x03
|
|
line.long 0x00 "P7SDID_JR3,Partition 7 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A74++0x03
|
|
line.long 0x00 "P7SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A78++0x03
|
|
line.long 0x00 "P7SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A7C++0x03
|
|
line.long 0x00 "P7SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A80++0x03
|
|
line.long 0x00 "P8SDID_JR3,Partition 8 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A84++0x03
|
|
line.long 0x00 "P8SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A88++0x03
|
|
line.long 0x00 "P8SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A8C++0x03
|
|
line.long 0x00 "P8SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40A90++0x03
|
|
line.long 0x00 "P9SDID_JR3,Partition 9 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40A94++0x03
|
|
line.long 0x00 "P9SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40A98++0x03
|
|
line.long 0x00 "P9SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40A9C++0x03
|
|
line.long 0x00 "P9SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40AA0++0x03
|
|
line.long 0x00 "P10SDID_JR3,Partition 10 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40AA4++0x03
|
|
line.long 0x00 "P10SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40AA8++0x03
|
|
line.long 0x00 "P10SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40AAC++0x03
|
|
line.long 0x00 "P10SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40AB0++0x03
|
|
line.long 0x00 "P11SDID_JR3,Partition 11 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40AB4++0x03
|
|
line.long 0x00 "P11SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40AB8++0x03
|
|
line.long 0x00 "P11SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40ABC++0x03
|
|
line.long 0x00 "P11SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40AC0++0x03
|
|
line.long 0x00 "P12SDID_JR3,Partition 12 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40AC4++0x03
|
|
line.long 0x00 "P12SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40AC8++0x03
|
|
line.long 0x00 "P12SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40ACC++0x03
|
|
line.long 0x00 "P12SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40AD0++0x03
|
|
line.long 0x00 "P13SDID_JR3,Partition 13 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40AD4++0x03
|
|
line.long 0x00 "P13SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40AD8++0x03
|
|
line.long 0x00 "P13SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40ADC++0x03
|
|
line.long 0x00 "P13SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40AE0++0x03
|
|
line.long 0x00 "P14SDID_JR3,Partition 14 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40AE4++0x03
|
|
line.long 0x00 "P14SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40AE8++0x03
|
|
line.long 0x00 "P14SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40AEC++0x03
|
|
line.long 0x00 "P14SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
rgroup.long 0x40AF0++0x03
|
|
line.long 0x00 "P15SDID_JR3,Partition 15 SDID register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SDID,Security Domain Identifier"
|
|
group.long 0x40AF4++0x03
|
|
line.long 0x00 "P15SMAPR_JR3,Secure Memory Access Permissions register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PARTITION_KMOD,The value in this field is used to modify the Blob Key Encryption Key when exporting cryptographic Blobs from or importing cryptographic Blobs to this partition"
|
|
bitfld.long 0x00 15. "CSP,Critical Security Parameters" "0: The pages allocated to the partition will not..,1: The pages allocated to the partition will be.."
|
|
newline
|
|
bitfld.long 0x00 14. "PSP,Public Security Parameters" "0: The partition and any of the pages allocated..,1: The partition cannot be de-allocated and the.."
|
|
bitfld.long 0x00 13. "SMAP_LCK,SMAP LOCK bit" "0: The SMAP register is unlocked,1: The SMAP register is locked"
|
|
newline
|
|
bitfld.long 0x00 12. "SMAG_LCK,SMAG LOCK bit" "0: The SMAG2JR register and SMAG1JR register are..,1: The SMAG2JR register and SMAG1JR register are.."
|
|
bitfld.long 0x00 7. "G2_SMBLOB,Access Group 2 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 6. "G2_TDO,Access Group 2 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 5. "G2_WRITE,Access Group 2" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 4. "G2_READ,Access Group 2" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
bitfld.long 0x00 3. "G1_SMBLOB,Access Group 1 Secure Memory Blobs" "0: Exporting or importing Secure Memory Blobs is..,1: Exporting or importing Secure Memory Blobs is.."
|
|
newline
|
|
bitfld.long 0x00 2. "G1_TDO,Access Group 1 Trusted Descriptor Override" "0: Trusted Descriptors have the same access..,1: Trusted Descriptors are allowed to override.."
|
|
bitfld.long 0x00 1. "G1_WRITE,Access Group 1" "0: Writes are prohibited (except that Trusted..,1: Writes are allowed (but importing a Secure.."
|
|
newline
|
|
bitfld.long 0x00 0. "G1_READ,Access Group 1" "0: Instruction fetches and reads are prohibited..,1: Instruction fetches and reads are allowed.."
|
|
group.long 0x40AF8++0x03
|
|
line.long 0x00 "P15SMAG2_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
group.long 0x40AFC++0x03
|
|
line.long 0x00 "P15SMAG1_JR3,Secure Memory Access Group Registers"
|
|
bitfld.long 0x00 31. "Gx_ID31,Bit set to 1 indicates NonSecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 30. "Gx_ID30,Bit set to 1 indicates NonSecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "Gx_ID29,Bit set to 1 indicates NonSecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 28. "Gx_ID28,Bit set to 1 indicates NonSecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "Gx_ID27,Bit set to 1 indicates NonSecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 26. "Gx_ID26,Bit set to 1 indicates NonSecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "Gx_ID25,Bit set to 1 indicates NonSecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 24. "Gx_ID24,Bit set to 1 indicates NonSecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "Gx_ID23,Bit set to 1 indicates NonSecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 22. "Gx_ID22,Bit set to 1 indicates NonSecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "Gx_ID21,Bit set to 1 indicates NonSecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 20. "Gx_ID20,Bit set to 1 indicates NonSecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "Gx_ID19,Bit set to 1 indicates NonSecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 18. "Gx_ID18,Bit set to 1 indicates NonSecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "Gx_ID17,Bit set to 1 indicates NonSecureWorld DID 01 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 16. "Gx_ID16,Bit set to 1 indicates NonSecureWorld DID 00 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "Gx_ID15,Bit set to 1 indicates SecureWorld DID 15 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 14. "Gx_ID14,Bit set to 1 indicates SecureWorld DID 14 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "Gx_ID13,Bit set to 1 indicates SecureWorld DID 13 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 12. "Gx_ID12,Bit set to 1 indicates SecureWorld DID 12 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "Gx_ID11,Bit set to 1 indicates SecureWorld DID 11 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 10. "Gx_ID10,Bit set to 1 indicates SecureWorld DID 10 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "Gx_ID09,Bit set to 1 indicates SecureWorld DID 09 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 8. "Gx_ID08,Bit set to 1 indicates SecureWorld DID 08 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "Gx_ID07,Bit set to 1 indicates SecureWorld DID 07 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 6. "Gx_ID06,Bit set to 1 indicates SecureWorld DID 06 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "Gx_ID05,Bit set to 1 indicates SecureWorld DID 05 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 4. "Gx_ID04,Bit set to 1 indicates SecureWorld DID 04 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "Gx_ID03,Bit set to 1 indicates SecureWorld DID 03 is a member of Access Group x (1 or 2)" "0,1"
|
|
bitfld.long 0x00 2. "Gx_ID02,Bit set to 1 indicates SecureWorld DID 02 is a member of Access Group x (1 or 2)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "Gx_ID01,Bit set to 1 indicates SecureWorld DID 01 is a member of Access Group x" "0,1"
|
|
bitfld.long 0x00 0. "Gx_ID00,Bit set to 1 indicates SecureWorld DID 00 is a member of Access Group x" "0,1"
|
|
wgroup.long 0x40BE4++0x03
|
|
line.long 0x00 "SMCR_JR3,Secure Memory Command Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PAGE,This is the number of the page to be referenced in field CMD"
|
|
bitfld.long 0x00 8.--11. "PRTN,Partition: When an Allocate Page or De-allocate Partition command is issued the action is performed on the partition indicated in the PRTN field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CMD,Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x40BEC++0x03
|
|
line.long 0x00 "SMCSR_JR3,Secure Memory Command Status Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "PAGE,Page"
|
|
bitfld.long 0x00 14.--15. "CERR,Command Error" "0: No Error,1: Command has not yet completed,2: A security failure occurred,3: Command Overflow"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "AERR,Allocation Error" "0,1,2,3"
|
|
bitfld.long 0x00 6.--7. "PO,Page Owner: Following a Page Inquiry Command this field indicates if the Page is owned by the entity that issued the inquiry owned by another entity or unowned" "0: Available Unowned,1: Page does not exist in this version or is not..,2: Another entity owns the page,3: Owned by the entity making the inquiry"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRTN,Following a Page Inquiry Command if the PO field is 10 or 11 this field indicates the partition to which the page specified in the PAGE field is allocated" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x40E00++0x03
|
|
line.long 0x00 "REIR0JR3,Recoverable Error Interrupt Record 0 for Job Ring 3"
|
|
bitfld.long 0x00 31. "MISS,If MISS=1 a second recoverable error associated with JR occurred before REIR0JR was written following a previous JR recoverable error" "0,1"
|
|
bitfld.long 0x00 24.--25. "TYPE,This field indicates the type of the recoverable error" "0,1,2,3"
|
|
rgroup.quad 0x40E08++0x07
|
|
line.quad 0x00 "REIR2JR3,Recoverable Error Interrupt Record 2 for Job Ring 3"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "ADDR,Address associated with the recoverable JR error"
|
|
rgroup.long 0x40E10++0x03
|
|
line.long 0x00 "REIR4JR3,Recoverable Error Interrupt Record 4 for Job Ring 3"
|
|
bitfld.long 0x00 30.--31. "MIX,This field holds the memory interface index associated with the recoverable error" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "ERR,This field holds the AXI error response associated with the recoverable error" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23. "RWB,This field specifies whether the memory access was a read or write" "0,1"
|
|
bitfld.long 0x00 20.--22. "AXPROT,This field holds the AXI protection transaction attribute used for the memory access" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "AXCACHE,This field holds the AXI cache control transaction attribute used for the memory access" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 11.--14. "DID,This field holds the DID associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "ICID,This field holds the ICID associated with the recoverable error"
|
|
rgroup.long 0x40E14++0x03
|
|
line.long 0x00 "REIR5JR3,Recoverable Error Interrupt Record 5 for Job Ring 3"
|
|
bitfld.long 0x00 29. "SMA,This field indicates whether the bus transaction associated with the recoverable error was an attempted access to CAAM Secure Memory" "0,1"
|
|
bitfld.long 0x00 28. "KEY,This field indicates whether the bus transaction associated with the recoverable error was an attempted key access to CAAM Secure Memory" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "KMOD,This field indicates whether the bus transaction associated with the recoverable error was an attempt to read the key modifier associated with an CAAM Secure Memory partition" "0,1"
|
|
bitfld.long 0x00 26. "TDSC,This field indicates whether the bus transaction associated with the recoverable error was an attempt to assert trusted descriptor privilege when accessing an CAAM Secure Memory partition" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BNDG,This field indicates whether the bus transaction associated with the recoverable error was initiating an CAAM Secure Memory blob operation" "0,1"
|
|
bitfld.long 0x00 16.--19. "BID,This field holds the block identifier (see Internal Block ID) of the source of the AXI transaction associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x60004++0x03
|
|
line.long 0x00 "RSTA,RTIC Status Register"
|
|
bitfld.long 0x00 25.--26. "CS,RTIC Current State" "0: Idle State,1: Single Hash State,2: Run-time State,3: Error State"
|
|
bitfld.long 0x00 19. "RTD,Run Time Blocks Disabled" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "HOD,Hash Once Blocks Disabled" "0,1"
|
|
bitfld.long 0x00 17. "ABH,All Blocks Hashed" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "WE,RTIC Watchdog Error" "0: No RTIC Watchdog timer error has occurred,1: RTIC Watchdog timer has expired prior to.."
|
|
bitfld.long 0x00 8.--11. "AE,Address Error" "0: All reads by RTIC were valid,1: An illegal address was accessed by the RTIC,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "MIS,Memory Integrity Status" "0: Memory Block X is valid or state unknown,1: Memory Block X has been corrupted,?..."
|
|
bitfld.long 0x00 3. "HE,Hashing Error" "0: Memory block contents authenticated,1: Memory block hash doesn't match reference value"
|
|
newline
|
|
bitfld.long 0x00 2. "SV,Security Violation" "0: Memory block contents authenticated,1: Memory block hash doesn't match reference value"
|
|
bitfld.long 0x00 1. "HD,Hash Once Operation Completed (Hash Done)" "0: Boot authentication disabled,1: Authenticate code/generate reference hash value"
|
|
newline
|
|
bitfld.long 0x00 0. "BSY,RTIC Idle/Busy Status" "0: RTIC Idle,1: RTIC Busy"
|
|
group.long 0x6000C++0x03
|
|
line.long 0x00 "RCMD,RTIC Command Register"
|
|
bitfld.long 0x00 3. "RTD,Run Time Disable" "0: Allow Run Time Mode,1: Prevent Run Time Mode"
|
|
bitfld.long 0x00 2. "RTC,Run time check" "0: Run-time checking disabled,1: Verify run-time memory blocks continually"
|
|
newline
|
|
bitfld.long 0x00 1. "HO,Hash once" "0: Boot authentication disabled,1: Authenticate code/generate reference hash value"
|
|
bitfld.long 0x00 0. "CINT,Clear Interrupt" "0: Do not clear interrupt,1: Clear interrupt"
|
|
group.long 0x60014++0x03
|
|
line.long 0x00 "RCTL,RTIC Control Register"
|
|
bitfld.long 0x00 20. "RIDLE,RTIC setting for the IPG_IDLE signal" "0,1"
|
|
bitfld.long 0x00 16.--19. "RALG,RTIC Algorithm Select" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RTMU,Run Time Memory Unlock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "RTME,Run Time Memory Enable" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "HOME,Hash Once Memory Enable" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1.--3. "RREQS,RTIC Request Size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "IE,Interrupt Enable" "0: Interrupts disabled,1: Interrupts enabled"
|
|
group.long 0x6001C++0x03
|
|
line.long 0x00 "RTHR,RTIC Throttle Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "RTHR,Run Time Mode DMA Throttle"
|
|
group.quad 0x60028++0x07
|
|
line.quad 0x00 "RWDOG,RTIC Watchdog Timer"
|
|
hexmask.quad.long 0x00 0.--31. 1. "RWDOG,Run Time Watchdog Time-Out value"
|
|
group.long 0x60034++0x03
|
|
line.long 0x00 "REND,RTIC Endian Register"
|
|
bitfld.long 0x00 12.--15. "RWS,RTIC Word Swap" "?,1: Word Swap Memory Block A,?,3: Word Swap Memory Block A,?,5: Word Swap Memory Block A,?,7: Word Swap Memory Block A,?,9: Word Swap Memory Block A,?,11: Word Swap Memory Block A,?,13: Word Swap Memory Block A,?,15: Word Swap Memory Block A"
|
|
bitfld.long 0x00 8.--11. "RHWS,RTIC Half-Word Swap" "?,1: Half-Word Swap Memory Block A,?,3: Half-Word Swap Memory Block A,?,5: Half-Word Swap Memory Block A,?,7: Half-Word Swap Memory Block A,?,9: Half-Word Swap Memory Block A,?,11: Half-Word Swap Memory Block A,?,13: Half-Word Swap Memory Block A,?,15: Half-Word Swap Memory Block A"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "RBS,RTIC Byte Swap" "?,1: Byte Swap Memory Block A,?,3: Byte Swap Memory Block A,?,5: Byte Swap Memory Block A,?,7: Byte Swap Memory Block A,?,9: Byte Swap Memory Block A,?,11: Byte Swap Memory Block A,?,13: Byte Swap Memory Block A,?,15: Byte Swap Memory Block A"
|
|
bitfld.long 0x00 0.--3. "REPO,RTIC Endian Platform Override" "?,1: Byte Swap Memory Block A,?,3: Byte Swap Memory Block A,?,5: Byte Swap Memory Block A,?,7: Byte Swap Memory Block A,?,9: Byte Swap Memory Block A,?,11: Byte Swap Memory Block A,?,13: Byte Swap Memory Block A,?,15: Byte Swap Memory Block A"
|
|
rgroup.long 0x60E00++0x03
|
|
line.long 0x00 "REIR0RTIC,Recoverable Error Interrupt Record 0 for RTIC"
|
|
bitfld.long 0x00 31. "MISS,If MISS=1 a second recoverable error associated with RTIC occurred before REIR0RTIC was written following a previous RTIC recoverable error" "0,1"
|
|
bitfld.long 0x00 24.--25. "TYPE,This field indicates the type of the recoverable error" "0,1,2,3"
|
|
rgroup.quad 0x60E08++0x07
|
|
line.quad 0x00 "REIR2RTIC,Recoverable Error Interrupt Record 2 for RTIC"
|
|
hexmask.quad 0x00 0.--63. 1. "ADDR,This register holds the address associated with the recoverable RTIC error"
|
|
rgroup.long 0x60E10++0x03
|
|
line.long 0x00 "REIR4RTIC,Recoverable Error Interrupt Record 4 for RTIC"
|
|
bitfld.long 0x00 30.--31. "MIX,This field holds the memory interface index associated with the recoverable error" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "ERR,This field holds the AXI error response associated with the recoverable error" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23. "RWB,This field specifies whether the memory access was a read or write" "0,1"
|
|
bitfld.long 0x00 20.--22. "AXPROT,This field holds the AXI protection transaction attribute used for the memory access" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "AXCACHE,This field holds the AXI cache control transaction attribute used for the memory access" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 11.--14. "DID,This field holds the DID associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "ICID,This field holds the ICID associated with the recoverable error"
|
|
rgroup.long 0x60E14++0x03
|
|
line.long 0x00 "REIR5RTIC,Recoverable Error Interrupt Record 5 for RTIC"
|
|
bitfld.long 0x00 25. "SMA,This field indicates whether the bus transaction associated with the recoverable error was an attempted access to CAAM Secure Memory" "0,1"
|
|
bitfld.long 0x00 24. "SAFE,SAFE indicates whether the AXI transaction associated with the recoverable error was a safe transaction" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "BID,This field holds the block identifier (see Internal Block ID) of the source of the AXI transaction associated with the recoverable error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80004++0x03
|
|
line.long 0x00 "C0C1MR,CCB 0 Class 1 Mode Register Format for Non-Public Key Algorithms"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ALG,Algorithm"
|
|
hexmask.long.word 0x00 4.--12. 1. "AAI,Additional Algorithm information"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "AS,Algorithm State" "0: UPDATE,1: INITIALIZE,2: FINALIZE,3: Initialize/Finalize"
|
|
bitfld.long 0x00 1. "ICV_TEST,ICV Checking / Test AESA fault detection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENC,Encrypt/Decrypt" "0: Decrypt,1: Encrypt"
|
|
group.long 0x80004++0x03
|
|
line.long 0x00 "C0C1MR_PK,CCB 0 Class 1 Mode Register Format for Public Key Algorithms"
|
|
bitfld.long 0x00 16.--19. "PKHA_MODE_MS,PKHA_MODE most-significant 4 bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.word 0x00 0.--11. 1. "PKHA_MODE_LS,PKHA_MODE least significant 12 bits"
|
|
group.long 0x80004++0x03
|
|
line.long 0x00 "C0C1MR_RNG,CCB 0 Class 1 Mode Register Format for RNG4"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ALG,Algorithm"
|
|
bitfld.long 0x00 12. "SK,Secure Key" "0: The destination for the RNG data is specified..,1: The RNG data will go to the JDKEKR TDKEKR and.."
|
|
newline
|
|
bitfld.long 0x00 11. "AI,Additional Input Included" "0: No additional entropy input has been provided,1: Additional entropy input has been provided"
|
|
bitfld.long 0x00 10. "PS,Personalization String Included" "0: No personalization string is included,1: A personalization string is included"
|
|
newline
|
|
bitfld.long 0x00 9. "OBP,Odd Byte Parity" "0: NOT_ODD_BYTE_PARITY,1: Generate random data with odd byte parity"
|
|
bitfld.long 0x00 8. "NZB,NonZero bytes" "0: Generate random data with all-zero bytes..,1: Generate random data without any all-zero bytes"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "SH,State Handle" "0: State Handle 0,1: State Handle 1,?..."
|
|
bitfld.long 0x00 2.--3. "AS,Algorithm State" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "PR,Prediction Resistance" "0,1"
|
|
bitfld.long 0x00 0. "TST,Test Mode Request" "0,1"
|
|
group.long 0x8000C++0x03
|
|
line.long 0x00 "C0C1KSR,CCB 0 Class 1 Key Size Register"
|
|
hexmask.long.byte 0x00 0.--6. 1. "C1KS,Class 1 Key Size"
|
|
group.quad 0x80010++0x07
|
|
line.quad 0x00 "C0C1DSR,CCB 0 Class 1 Data Size Register"
|
|
rbitfld.quad 0x00 61.--63. "NUMBITS,Class 1 Data Size Number of bits" "0,1,2,3,4,5,6,7"
|
|
rbitfld.quad 0x00 32. "C1CY,Class 1 Data Size Carry" "0: No carry out of the C1 Data Size Reg,1: There was a carry out of the C1 Data Size Reg"
|
|
newline
|
|
hexmask.quad.long 0x00 0.--31. 1. "C1DS,Class 1 Data Size"
|
|
group.long 0x8001C++0x03
|
|
line.long 0x00 "C0C1ICVSR,CCB 0 Class 1 ICV Size Register"
|
|
bitfld.long 0x00 0.--4. "C1ICVS,Class 1 ICV Size in Bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
wgroup.long 0x80034++0x03
|
|
line.long 0x00 "C0CCTRL,CCB 0 CHA Control Register"
|
|
bitfld.long 0x00 27. "UB,Unload the PKHA B Memory" "0: Don't unload the PKHA B Memory,1: Unload the PKHA B Memory into OFIFO"
|
|
bitfld.long 0x00 26. "UA,Unload the PKHA A Memory" "0: Don't unload the PKHA A Memory,1: Unload the PKHA A Memory into OFIFO"
|
|
newline
|
|
bitfld.long 0x00 24. "UN,Unload the PKHA N Memory" "0: Don't unload the PKHA N Memory,1: Unload the PKHA N Memory into OFIFO"
|
|
bitfld.long 0x00 23. "UB3,Unload the PKHA B3 Memory" "0: Don't unload the PKHA B3 Memory,1: Unload the PKHA B3 Memory into OFIFO"
|
|
newline
|
|
bitfld.long 0x00 22. "UB2,Unload the PKHA B2 Memory" "0: Don't unload the PKHA B2 Memory,1: Unload the PKHA B2 Memory into OFIFO"
|
|
bitfld.long 0x00 21. "UB1,Unload the PKHA B1 Memory" "0: Don't unload the PKHA B1 Memory,1: Unload the PKHA B1 Memory into OFIFO"
|
|
newline
|
|
bitfld.long 0x00 20. "UB0,Unload the PKHA B0 Memory" "0: Don't unload the PKHA B0 Memory,1: Unload the PKHA B0 Memory into OFIFO"
|
|
bitfld.long 0x00 19. "UA3,Unload the PKHA A3 Memory" "0: Don't unload the PKHA A3 Memory,1: Unload the PKHA A3 Memory into OFIFO"
|
|
newline
|
|
bitfld.long 0x00 18. "UA2,Unload the PKHA A2 Memory" "0: Don't unload the PKHA A2 Memory,1: Unload the PKHA A2 Memory into OFIFO"
|
|
bitfld.long 0x00 17. "UA1,Unload the PKHA A1 Memory" "0: Don't unload the PKHA A1 Memory,1: Unload the PKHA A1 Memory into OFIFO"
|
|
newline
|
|
bitfld.long 0x00 16. "UA0,Unload the PKHA A0 Memory" "0: Don't unload the PKHA A0 Memory,1: Unload the PKHA A0 Memory into OFIFO"
|
|
bitfld.long 0x00 9. "RNG,Reset Random Number Generator" "0: DO_NOT_RESET_RNG,1: Reset Random Number Generator Block"
|
|
newline
|
|
bitfld.long 0x00 8. "CRC,Reset CRCA" "0: DO_NOT_RESET_CRCA,1: Reset CRC Accelerator"
|
|
bitfld.long 0x00 7. "MD,Reset MDHA" "0: DO_NOT_RESET_MDHA,1: Reset Message Digest Hardware Accelerator"
|
|
newline
|
|
bitfld.long 0x00 6. "PK,Reset PKHA" "0: DO_NOT_RESET_PKHA,1: Reset Public Key Hardware Accelerator"
|
|
bitfld.long 0x00 2. "DES,Reset DESA" "0: DO_NOT_RESET_DESA,1: Reset DES Accelerator"
|
|
newline
|
|
bitfld.long 0x00 1. "AES,Reset AESA" "0: DO_NOT_RESET_AESA,1: Reset AES Accelerator"
|
|
bitfld.long 0x00 0. "CCB,Reset CCB" "0: Do Not Reset,1: RESET_CCB"
|
|
group.long 0x8003C++0x03
|
|
line.long 0x00 "C0ICTL,CCB 0 Interrupt Control Register"
|
|
rbitfld.long 0x00 25. "RNEI,RNG Error Interrupt asserted" "0: No RNG error detected,1: RNG error detected"
|
|
rbitfld.long 0x00 24. "CEI,CRCA Error Interrupt asserted" "0: No CRCA error detected,1: CRCA error detected"
|
|
newline
|
|
rbitfld.long 0x00 23. "MEI,MDHA (hashing) Error Interrupt asserted" "0: No MDHA error detected,1: MDHA error detected"
|
|
rbitfld.long 0x00 22. "PEI,PKHA (Public Key) Error Interrupt asserted" "0: No PKHA error detected,1: PKHA error detected"
|
|
newline
|
|
rbitfld.long 0x00 18. "DEI,DESA Error Interrupt asserted" "0: No DESA error detected,1: DESA error detected"
|
|
rbitfld.long 0x00 17. "AEI,AESA Error Interrupt asserted" "0: No AESA error detected,1: AESA error detected"
|
|
newline
|
|
eventfld.long 0x00 9. "RNDI,RNG done interrupt" "0,1"
|
|
eventfld.long 0x00 8. "CDI,CRCA done interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 7. "MDI,MDHA (hashing) done interrupt" "0,1"
|
|
eventfld.long 0x00 6. "PDI,PKHA (Public Key) done interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "DDI,DESA done interrupt" "0,1"
|
|
eventfld.long 0x00 1. "ADI,AESA done interrupt" "0,1"
|
|
wgroup.long 0x80044++0x03
|
|
line.long 0x00 "C0CWR,CCB 0 Clear Written Register"
|
|
bitfld.long 0x00 31. "CIF,Clear Input FIFO (and NFIFO)" "0: Don't clear the IFIFO,1: Clear the IFIFO"
|
|
bitfld.long 0x00 30. "COF,Clear Output FIFO" "0: Don't clear the OFIFO,1: Clear the OFIFO"
|
|
newline
|
|
bitfld.long 0x00 29. "C1RST,Reset Class 1 CHA" "0: Don't reset the Class 1 CHA,1: Reset the Class 1 CHA"
|
|
bitfld.long 0x00 28. "C2RST,Reset Class 2 CHA" "0: Don't reset the Class 2 CHA,1: Reset the Class 2 CHA"
|
|
newline
|
|
bitfld.long 0x00 27. "C1D,Clear Class 1 Done Interrupt" "0: Don't clear the Class 1 done interrrupt,1: Clear the Class 1 done interrrupt"
|
|
bitfld.long 0x00 26. "C2D,Clear Class 2 Done Interrupt" "0: Don't clear the Class 2 done interrrupt,1: Clear the Class 2 done interrrupt"
|
|
newline
|
|
bitfld.long 0x00 25. "CDS,Clear Descriptor Sharing signal" "0: Don't clear the shared descriptor signal,1: Clear the shared descriptor signal"
|
|
bitfld.long 0x00 22. "C2K,Clear the Class 2 Key Register" "0: Don't clear the Class 2 Key Register,1: Clear the Class 2 Key Register"
|
|
newline
|
|
bitfld.long 0x00 21. "C2C,Clear the Class 2 Context Register" "0: Don't clear the Class 2 Context Register,1: Clear the Class 2 Context Register"
|
|
bitfld.long 0x00 18. "C2DS,Clear the Class 2 Data Size Registers" "0: Don't clear the Class 2 Data Size Register,1: Clear the Class 2 Data Size Register"
|
|
newline
|
|
bitfld.long 0x00 16. "C2M,Clear the Class 2 Mode Register" "0: Don't clear the Class 2 Mode Register,1: Clear the Class 2 Mode Register"
|
|
bitfld.long 0x00 15. "CPKE,Clear the PKHA E Size Register" "0: Don't clear the PKHA E Size Register,1: Clear the PKHA E Size Register"
|
|
newline
|
|
bitfld.long 0x00 14. "CPKN,Clear the PKHA N Size Register" "0: Don't clear the PKHA N Size Register,1: Clear the PKHA N Size Register"
|
|
bitfld.long 0x00 13. "CPKB,Clear the PKHA B Size Register" "0: Don't clear the PKHA B Size Register,1: Clear the PKHA B Size Register"
|
|
newline
|
|
bitfld.long 0x00 12. "CPKA,Clear the PKHA A Size Register" "0: Don't clear the PKHA A Size Register,1: Clear the PKHA A Size Register"
|
|
bitfld.long 0x00 6. "C1K,Clear the Class 1 Key Register" "0: Don't clear the Class 1 Key Register,1: Clear the Class 1 Key Register"
|
|
newline
|
|
bitfld.long 0x00 5. "C1C,Clear the Class 1 Context Register" "0: Don't clear the Class 1 Context Register,1: Clear the Class 1 Context Register"
|
|
bitfld.long 0x00 3. "C1ICV,Clear the Class 1 ICV Size Register" "0: Don't clear the Class 1 ICV Size Register,1: Clear the Class 1 ICV Size Register"
|
|
newline
|
|
bitfld.long 0x00 2. "C1DS,Clear the Class 1 Data Size Register" "0: Don't clear the Class 1 Data Size Register,1: Clear the Class 1 Data Size Register"
|
|
bitfld.long 0x00 0. "C1M,Clear the Class 1 Mode Register" "0: Don't clear the Class 1 Mode Register,1: Clear the Class 1 Mode Register"
|
|
rgroup.long 0x80048++0x03
|
|
line.long 0x00 "C0CSTA_MS,CCB 0 Status and Error Register most-significant half"
|
|
bitfld.long 0x00 28.--31. "CL2,Class 2 Algorithms" "?,?,?,?,4: MD5 SHA-1 SHA-224 SHA-256 SHA-384 SHA-512 and..,?,?,?,?,9: CRC,?..."
|
|
bitfld.long 0x00 16.--19. "ERRID2,Error ID 2" "?,1: MODE_ERROR,2: DATA_SIZE_ERROR,3: KEY_SIZE_ERROR,?,?,6: Data Arrived out of Sequence Error,?,?,?,10: ICV Check Failed,11: Internal Hardware Failure,?,?,14: Invalid CHA combination was selected,15: INVALID_CHA_SELECT_ERROR"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "CL1,Class 1 algorithms" "?,1: AES,2: DES,?,?,5: RNG,?,?,8: Public Key,?..."
|
|
bitfld.long 0x00 0.--3. "ERRID1,Error ID 1" "?,1: MODE_ERROR,2: Data Size Error including PKHA N Memory Size..,3: Key Size Error including PKHA E Memory Size..,4: PKHA A Memory Size Error,5: PKHA B Memory Size Error,6: Data Arrived out of Sequence Error,7: PKHA Divide by Zero Error,8: PKHA Modulus Even Error,9: DES_KEY_PARITY_ERROR,10: ICV_CHECK_FAILED_ERROR,11: Internal Hardware Failure,12: CCM AAD Size Error (either 1. AAD flag in B0..,13: Class 1 CHA is not reset,14: Invalid CHA combination was selected,15: INVALID_CHA_SELECTED_ERROR"
|
|
rgroup.long 0x8004C++0x03
|
|
line.long 0x00 "C0CSTA_LS,CCB 0 Status and Error Register least-significant half"
|
|
bitfld.long 0x00 30. "PIZ,Public Key Operation is Zero" "0: The result of a Public Key operation is not..,1: The result of a Public Key operation is zero"
|
|
bitfld.long 0x00 29. "GCD,GCD is One" "0: The greatest common divisor of two numbers is..,1: The greatest common divisor of two numbers is.."
|
|
newline
|
|
bitfld.long 0x00 28. "PRM,Public Key is Prime" "0: The given number is NOT prime,1: The given number is probably prime"
|
|
bitfld.long 0x00 21. "SEI,Class 2 Error Interrupt" "0: NO_C2_ERROR,1: Error Interrupt"
|
|
newline
|
|
bitfld.long 0x00 20. "PEI,Class 1 Error Interrupt" "0: NO_C1_ERROR,1: Error Interrupt"
|
|
bitfld.long 0x00 17. "SDI,Class 2 Done Interrupt" "0: C2_NOT_DONE,1: Done Interrupt"
|
|
newline
|
|
bitfld.long 0x00 16. "PDI,Class 1 Done Interrupt" "0: C1_NOT_DONE,1: Done Interrupt"
|
|
bitfld.long 0x00 9. "RNB,RNG Block Busy" "0: RNG_IDLE,1: RNG_BUSY"
|
|
newline
|
|
bitfld.long 0x00 8. "CB,CRC Block Busy" "0: CRCA_IDLE,1: CRCA_BUSY"
|
|
bitfld.long 0x00 7. "MB,MDHA Busy" "0: MDHA_IDLE,1: MDHA_BUSY"
|
|
newline
|
|
bitfld.long 0x00 6. "PB,PKHA Busy" "0: PKHA_IDLE,1: PKHA_BUSY"
|
|
bitfld.long 0x00 2. "DB,DESA Busy" "0: DESA_IDLE,1: DESA_BUSY"
|
|
newline
|
|
bitfld.long 0x00 1. "AB,AESA Busy" "0: AESA_IDLE,1: AESA_BUSY"
|
|
group.long 0x8005C++0x03
|
|
line.long 0x00 "C0C1AADSZR,CCB 0 Class 1 AAD Size Register"
|
|
bitfld.long 0x00 0.--3. "AASZ,AAD size in Bytes mod 16" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80064++0x03
|
|
line.long 0x00 "C0C1IVSZR,CCB 0 Class 1 IV Size Register"
|
|
bitfld.long 0x00 0.--3. "IVSZ,IV size in bytes mod 16" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80084++0x03
|
|
line.long 0x00 "C0PKASZR,PKHA A Size Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "PKASZ,PKHA A Memory key size in bytes"
|
|
group.long 0x8008C++0x03
|
|
line.long 0x00 "C0PKBSZR,PKHA B Size Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "PKBSZ,PKHA B Memory key size in bytes"
|
|
group.long 0x80094++0x03
|
|
line.long 0x00 "C0PKNSZR,PKHA N Size Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "PKNSZ,PKHA N Memory key size in bytes"
|
|
group.long 0x8009C++0x03
|
|
line.long 0x00 "C0PKESZR,PKHA E Size Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "PKESZ,PKHA E Memory key size in bytes"
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80100)++0x03
|
|
line.long 0x00 "C0C1CTXR$1,CCB 0 Class 1 Context Register Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "C1CTX,Class 1 Context"
|
|
repeat.end
|
|
repeat 8. (strings "0" "1" "2" "3" "4" "5" "6" "7" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C )
|
|
group.long ($2+0x80200)++0x03
|
|
line.long 0x00 "C0C1KR$1,CCB 0 Class 1 Key Registers Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "C1KEY,Class 1 Key"
|
|
repeat.end
|
|
group.long 0x80404++0x03
|
|
line.long 0x00 "C0C2MR,CCB 0 Class 2 Mode Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ALG,Algorithm"
|
|
hexmask.long.word 0x00 4.--12. 1. "AAI,Additional Algorithm information"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "AS,Algorithm State" "0: Update,1: Initialize,2: Finalize,3: Initialize/Finalize"
|
|
bitfld.long 0x00 1. "ICV,ICV Checking" "0: Don't compare the calculated ICV against a..,1: Compare the calculated ICV against a received.."
|
|
newline
|
|
bitfld.long 0x00 0. "AP,Authenticate / Protect" "0: AUTHENTICATE,1: PROTECT"
|
|
group.long 0x8040C++0x03
|
|
line.long 0x00 "C0C2KSR,CCB 0 Class 2 Key Size Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "C2KS,Class 2 key size in bytes"
|
|
group.quad 0x80410++0x07
|
|
line.quad 0x00 "C0C2DSR,CCB 0 Class 2 Data Size Register"
|
|
rbitfld.quad 0x00 61.--63. "NUMBITS,Class 2 Data Size Number of bits" "0,1,2,3,4,5,6,7"
|
|
rbitfld.quad 0x00 32. "C2CY,Class 2 Data Size Carry" "0: A write to the Class 2 Data Size Register did..,1: A write to the Class 2 Data Size Register.."
|
|
newline
|
|
hexmask.quad.long 0x00 0.--31. 1. "C2DS,Class 2 Data Size in Bytes"
|
|
group.long 0x8041C++0x03
|
|
line.long 0x00 "C0C2ICVSZR,CCB 0 Class 2 ICV Size Register"
|
|
bitfld.long 0x00 0.--3. "ICVSZ,Class 2 ICV size (mod 8) in bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80500)++0x03
|
|
line.long 0x00 "C0C2CTXR$1,CCB 0 Class 2 Context Register Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "C2CTXR,Class 2 Context"
|
|
repeat.end
|
|
repeat 2. (strings "16" "17" )(list 0x00 0x04 )
|
|
group.long ($2+0x80540)++0x03
|
|
line.long 0x00 "C0C2CTXR$1,CCB 0 Class 2 Context Register Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "C2CTXR,Class 2 Context"
|
|
repeat.end
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80600)++0x03
|
|
line.long 0x00 "C0C2KEYR$1,CCB 0 Class 2 Key Register Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "C2KEY,Class 2 Key"
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80640)++0x03
|
|
line.long 0x00 "C0C2KEYR$1,CCB 0 Class 2 Key Register Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "C2KEY,Class 2 Key"
|
|
repeat.end
|
|
rgroup.long 0x807C0++0x03
|
|
line.long 0x00 "C0FIFOSTA,CCB 0 FIFO Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "C1IQHEAD,This is the current head of the Class 1 Alignment Block queue located within the Input Data FIFO"
|
|
hexmask.long.byte 0x00 16.--23. 1. "C2IQHEAD,This is the current head of the Class 2 Alignment Block queue located within the Input Data FIFO"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DMAOQHEAD,This is the current head of the DMA queue located within the Output Data FIFO"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DECOOQHEAD,This is the current head of the DECO Alignment Block queue located within the Output Data FIFO"
|
|
wgroup.long 0x807D0++0x03
|
|
line.long 0x00 "C0NFIFO,CCB 0 iNformation FIFO When STYPE != 10b"
|
|
bitfld.long 0x00 30.--31. "DEST,Destination" "0: DECO Alignment Block,1: Class 1,2: Class 2,3: Both Class 1 and Class 2"
|
|
bitfld.long 0x00 29. "LC2,Last Class 2" "0: This is not the last Class 2 data,1: This is the last Class 2 data"
|
|
newline
|
|
bitfld.long 0x00 28. "LC1,Last Class 1" "0: This is not the last Class 1 data,1: This is the last Class 1 data"
|
|
bitfld.long 0x00 27. "FC2,Flush Class 2" "0: Don't flush Class 2 data,1: Flush Class 2 data"
|
|
newline
|
|
bitfld.long 0x00 26. "FC1,Flush Class 1" "0: Don't flush Class 1 data,1: Flush Class 1 data"
|
|
bitfld.long 0x00 24.--25. "STYPE,Source Type" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "DTYPE,Data Type" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. "BND,Boundary padding" "0: Don't pad,1: Pad to the next 16-byte boundary"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTYPE,Pad Type" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15. "OC,OFIFO Continuation - This bit causes the final word to not be popped from the Output Data FIFO" "0: Allow the final word to be popped from the..,1: Don't pop the final word from the Output Data.."
|
|
newline
|
|
bitfld.long 0x00 14. "AST,Additional Source Types" "0,1"
|
|
hexmask.long.word 0x00 0.--11. 1. "DL,Data Length"
|
|
wgroup.long 0x807D0++0x03
|
|
line.long 0x00 "C0NFIFO_2,CCB 0 iNformation FIFO When STYPE == 10b"
|
|
bitfld.long 0x00 30.--31. "DEST,Destination" "0: DECO Alignment Block,1: Class 1,2: Class 2,3: Both Class 1 and Class 2"
|
|
bitfld.long 0x00 29. "LC2,Last Class 2" "0: This is not the last Class 2 data,1: This is the last Class 2 data"
|
|
newline
|
|
bitfld.long 0x00 28. "LC1,Last Class 1" "0: This is not the last Class 1 data,1: This is the last Class 1 data"
|
|
bitfld.long 0x00 27. "FC2,Flush Class 2" "0: Don't flush the Class 2 data,1: Flush the Class 2 data"
|
|
newline
|
|
bitfld.long 0x00 26. "FC1,Flush Class 1" "0: Don't flush the Class 1 data,1: Flush the Class 1 data"
|
|
bitfld.long 0x00 24.--25. "STYPE,Source Type" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "DTYPE,Data Type" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. "BND,Boundary padding" "0: Don't add boundary padding,1: Add boundary padding"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTYPE,Pad Type" "0: All Zero,1: Random with nonzero bytes,2: Incremented (starting with 01h) followed by a..,3: Random,4: All Zero with last byte containing the number..,5: Random with nonzero bytes with last byte 0,6: N bytes of padding all containing the value N-1,7: Random with nonzero bytes with the last byte.."
|
|
bitfld.long 0x00 15. "PR,Prediction Resistance - If PTYPE specifies random data setting PR=1 causes the RNG to supply random data for prediction resistance (i" "0: No prediction resistance,1: Prediction resistance"
|
|
newline
|
|
bitfld.long 0x00 11. "BM,Boundary Minus 1" "0: When padding pad to power-of-2 boundary,1: When padding pad to power-of-2 boundary minus.."
|
|
bitfld.long 0x00 10. "PS,Pad Snoop" "0: C2 CHA snoops pad data from padding block,1: C2 CHA snoops pad data from OFIFO"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "PL,Pad Length"
|
|
wgroup.long 0x807E0++0x03
|
|
line.long 0x00 "C0IFIFO,CCB 0 Input Data FIFO"
|
|
hexmask.long 0x00 0.--31. 1. "IFIFO,Input Data FIFO"
|
|
rgroup.quad 0x807F0++0x07
|
|
line.quad 0x00 "C0OFIFO,CCB 0 Output Data FIFO"
|
|
hexmask.quad 0x00 0.--63. 1. "OFIFO,Output FIFO"
|
|
group.long 0x80800++0x03
|
|
line.long 0x00 "D0JQCR_MS,DECO0 Job Queue Control Register most-significant half"
|
|
bitfld.long 0x00 31. "STEP,Step" "0: DECO has not been told to execute the next..,1: DECO has been told to execute the next.."
|
|
bitfld.long 0x00 30. "SING,Single Step Mode" "0: Do not tell DECO to execute the descriptor in..,1: Tell DECO to execute the descriptor in.."
|
|
newline
|
|
bitfld.long 0x00 29. "WHL,Whole Descriptor" "0: DECO has not been given the whole descriptor,1: DECO has been given the whole descriptor"
|
|
bitfld.long 0x00 28. "FOUR,Four Words" "0: DECO has not been given at least four words..,1: DECO has been given at least four words of.."
|
|
newline
|
|
bitfld.long 0x00 27. "ILE,Immediate Little Endian" "0: No byte-swapping is performed for immediate..,1: Byte-swapping is performed for immediate data.."
|
|
bitfld.long 0x00 24.--26. "SHR_FROM,Share From" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 19. "DWS,Double word swap" "0: Double Word Swap is NOT set,1: Double Word Swap is set"
|
|
bitfld.long 0x00 16. "SOB,Shared Descriptor burst" "0: Shared Descriptor has NOT been loaded,1: Shared Descriptor HAS been loaded"
|
|
newline
|
|
rbitfld.long 0x00 15. "AMTD,Allow Make Trusted Descriptor" "0: The Allowed Make Trusted Descriptor bit was..,1: The Allowed Make Trusted Descriptor bit was set"
|
|
rbitfld.long 0x00 8.--10. "SRC,Job Source" "0: Job Ring 0,1: Job Ring 1,2: Job Ring 2,3: Job Ring 3,4: RTIC,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "ID,Job ID" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0x80804++0x03
|
|
line.long 0x00 "D0JQCR_LS,DECO0 Job Queue Control Register least-significant half"
|
|
hexmask.long 0x00 0.--31. 1. "CMD,Command"
|
|
rgroup.quad 0x80808++0x07
|
|
line.quad 0x00 "D0DAR,DECO0 Descriptor Address Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "DPTR,Descriptor Pointer"
|
|
rgroup.long 0x80810++0x03
|
|
line.long 0x00 "D0OPSTA_MS,DECO0 Operation Status Register most-significant half"
|
|
bitfld.long 0x00 28.--31. "STATUS_TYPE,Status Type" "0: NOT_AN_ERROR,1: DMA_ERROR,2: CCB_ERROR,3: Jump Halt User Status,4: DECO_ERROR,?,?,7: Jump Halt Condition Code,?..."
|
|
bitfld.long 0x00 27. "NLJ,Non-Local Jump" "0: The original job descriptor running in this..,1: The original job descriptor running in this.."
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. "COMMAND_INDEX,Command index: A pointer to a 32-bit word within the descriptor"
|
|
hexmask.long.byte 0x00 0.--7. 1. "STATUS,If ERRTYP indicates no error this field contains PKHA/Math Status as defined below"
|
|
rgroup.long 0x80814++0x03
|
|
line.long 0x00 "D0OPSTA_LS,DECO0 Operation Status Register least-significant half"
|
|
hexmask.long 0x00 0.--31. 1. "OUT_CT,Output Count"
|
|
rgroup.long 0x80820++0x03
|
|
line.long 0x00 "D0PDIDSR,DECO0 Primary DID Status Register"
|
|
hexmask.long.word 0x00 19.--29. 1. "PRIM_ICID,DECO Primary ICID"
|
|
bitfld.long 0x00 0.--3. "PRIM_DID,DECO Primary DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x80824++0x03
|
|
line.long 0x00 "D0ODIDSR,DECO0 Output DID Status Register"
|
|
hexmask.long.word 0x00 19.--29. 1. "OUT_ICID,DECO Output ICID"
|
|
bitfld.long 0x00 0.--3. "OUT_DID,DECO Output DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80840++0x03
|
|
line.long 0x00 "D0MTH0_MS,DECO0 Math Register 0_MS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_MS,MATH register most-significant 32 bits"
|
|
group.long 0x80844++0x03
|
|
line.long 0x00 "D0MTH0_LS,DECO0 Math Register 0_LS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_LS,MATH register least-significant 32 bits"
|
|
group.long 0x80848++0x03
|
|
line.long 0x00 "D0MTH1_MS,DECO0 Math Register 1_MS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_MS,MATH register most-significant 32 bits"
|
|
group.long 0x8084C++0x03
|
|
line.long 0x00 "D0MTH1_LS,DECO0 Math Register 1_LS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_LS,MATH register least-significant 32 bits"
|
|
group.long 0x80850++0x03
|
|
line.long 0x00 "D0MTH2_MS,DECO0 Math Register 2_MS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_MS,MATH register most-significant 32 bits"
|
|
group.long 0x80854++0x03
|
|
line.long 0x00 "D0MTH2_LS,DECO0 Math Register 2_LS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_LS,MATH register least-significant 32 bits"
|
|
group.long 0x80858++0x03
|
|
line.long 0x00 "D0MTH3_MS,DECO0 Math Register 3_MS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_MS,MATH register most-significant 32 bits"
|
|
group.long 0x8085C++0x03
|
|
line.long 0x00 "D0MTH3_LS,DECO0 Math Register 3_LS"
|
|
hexmask.long 0x00 0.--31. 1. "MATH_LS,MATH register least-significant 32 bits"
|
|
group.long 0x80880++0x03
|
|
line.long 0x00 "D0GTR0_0,DECO0 Gather Table Register 0 Word 0"
|
|
bitfld.long 0x00 0.--3. "ADDRESS_POINTER,most-significant bits of memory address pointed to by table entry" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80884++0x03
|
|
line.long 0x00 "D0GTR0_1,DECO0 Gather Table Register 0 Word 1"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRESS_POINTER,This field holds the least-significant 32 bits of the memory address to which this table entry points"
|
|
group.long 0x80888++0x03
|
|
line.long 0x00 "D0GTR0_2,DECO0 Gather Table Register 0 Word 2"
|
|
bitfld.long 0x00 31. "E,Extension bit" "0: Address Pointer points to a memory buffer,1: Address Pointer points to a Scatter/Gather.."
|
|
bitfld.long 0x00 30. "F,Final Bit" "0: This is not the last entry of the SGT,1: This is the last entry of the SGT"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "Length,This field specifies how many bytes of data (for Gather Tables) or available space (for Scatter Tables) are located at the address pointed to by the Address Pointer"
|
|
group.long 0x8088C++0x03
|
|
line.long 0x00 "D0GTR0_3,DECO0 Gather Table Register 0 Word 3"
|
|
hexmask.long.word 0x00 0.--12. 1. "Offset,Offset (measured in bytes) into memory where significant data is to be found"
|
|
group.long 0x80900++0x03
|
|
line.long 0x00 "D0STR0_0,DECO0 Scatter Table Register 0 Word 0"
|
|
bitfld.long 0x00 0.--3. "ADDRESS_POINTER,most-significant bits of memory address pointed to by table entry" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80904++0x03
|
|
line.long 0x00 "D0STR0_1,DECO0 Scatter Table Register 0 Word 1"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRESS_POINTER,This field holds the least-significant 32 bits of the memory address to which this table entry points"
|
|
group.long 0x80908++0x03
|
|
line.long 0x00 "D0STR0_2,DECO0 Scatter Table Register 0 Word 2"
|
|
bitfld.long 0x00 31. "E,Extension bit" "0: Address Pointer points to a memory buffer,1: Address Pointer points to a Scatter/Gather.."
|
|
bitfld.long 0x00 30. "F,Final Bit" "0: This is not the last entry of the SGT,1: This is the last entry of the SGT"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "Length,This field specifies how many bytes of data (for Gather Tables) or available space (for Scatter Tables) are located at the address pointed to by the Address Pointer"
|
|
group.long 0x8090C++0x03
|
|
line.long 0x00 "D0STR0_3,DECO0 Scatter Table Register 0 Word 3"
|
|
hexmask.long.word 0x00 0.--12. 1. "Offset,Offset (measured in bytes) into memory where significant data is to be found"
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80A00)++0x03
|
|
line.long 0x00 "D0DESB$1,DECO0 Descriptor Buffer Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "DESBW,Descriptor Buffer Word"
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80A40)++0x03
|
|
line.long 0x00 "D0DESB$1,DECO0 Descriptor Buffer Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "DESBW,Descriptor Buffer Word"
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80A80)++0x03
|
|
line.long 0x00 "D0DESB$1,DECO0 Descriptor Buffer Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "DESBW,Descriptor Buffer Word"
|
|
repeat.end
|
|
repeat 16. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" "59" "60" "61" "62" "63" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x80AC0)++0x03
|
|
line.long 0x00 "D0DESB$1,DECO0 Descriptor Buffer Word $1"
|
|
hexmask.long 0x00 0.--31. 1. "DESBW,Descriptor Buffer Word"
|
|
repeat.end
|
|
rgroup.long 0x80E00++0x03
|
|
line.long 0x00 "D0DJR,DECO0 Debug Job Register"
|
|
bitfld.long 0x00 31. "STEP,Step" "0: DECO has not been told to execute the next..,1: DECO has been told to execute the next.."
|
|
bitfld.long 0x00 30. "SING,Single Step Mode" "0: DECO has not been told to execute the..,1: DECO has been told to execute the descriptor.."
|
|
newline
|
|
bitfld.long 0x00 29. "WHL,Whole Descriptor" "0: DECO has not been given the whole descriptor,1: DECO has been given the whole descriptor"
|
|
bitfld.long 0x00 28. "FOUR,Four Words" "0: DECO has not been given at least four words..,1: DECO has been given at least four words of.."
|
|
newline
|
|
bitfld.long 0x00 27. "ILE,Immediate Little Endian" "0: No byte-swapping is performed for immediate..,1: Byte-swapping is performed for immediate data.."
|
|
bitfld.long 0x00 24.--26. "SHR_FROM,Share From" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 19. "DWS,Double Word Swap" "0: Double Word Swap is NOT set,1: Double Word Swap is set"
|
|
bitfld.long 0x00 16. "GSD,Got Shared Descriptor" "0: Shared Descriptor was NOT obtained from..,1: Shared Descriptor was obtained from another.."
|
|
newline
|
|
bitfld.long 0x00 15. "AMTD,Allow Make Trusted Descriptor" "0: The Allowed Make Trusted Descriptor bit was..,1: The Allowed Make Trusted Descriptor bit was set"
|
|
bitfld.long 0x00 14. "JDDS,Job Descriptor DID Select" "0: NON_SEQ_DID,1: SEQ_DID"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "SRC,Job Source" "0: Job Ring 0,1: Job Ring 1,2: Job Ring 2,3: Job Ring 3,4: RTIC,?..."
|
|
bitfld.long 0x00 0.--2. "ID,Job ID" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0x80E04++0x03
|
|
line.long 0x00 "D0DDR,DECO0 Debug DECO Register"
|
|
bitfld.long 0x00 31. "VALID,Valid" "0: No descriptor is currently running in this DECO,1: There is currently a descriptor running in.."
|
|
bitfld.long 0x00 30. "SD,Shared Descriptor" "0: This DECO has not received a shared..,1: This DECO has received a shared descriptor.."
|
|
newline
|
|
bitfld.long 0x00 28.--29. "TRCT,DMA Transaction Count" "0,1,2,3"
|
|
bitfld.long 0x00 26.--27. "SEQLSEL,SEQ DID Select" "?,1: SEQ_DID,2: Non-SEQ DID,3: TRUSTED_DID"
|
|
newline
|
|
bitfld.long 0x00 24.--25. "NSEQLSEL,Non-SEQ DID Select" "?,1: SEQ_DID,2: Non-SEQ DID,3: TRUSTED_DID"
|
|
bitfld.long 0x00 20.--23. "DECO_STATE,DECO State" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "PDB_WB_ST,PDB Writeback State" "0,1,2,3"
|
|
bitfld.long 0x00 16.--17. "PDB_STALL,PDB Stall State" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 15. "PTCL_RUN,Protocol running" "0: No protocol is running in this DECO,1: A protocol is running in this DECO"
|
|
bitfld.long 0x00 14. "NLJ,Took Non-local JUMP" "0: The original job descriptor running in this..,1: The original job descriptor running in this.."
|
|
newline
|
|
bitfld.long 0x00 8.--13. "CMD_INDEX,Command Index" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 5.--7. "CMD_STAGE,Command Stage" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 4. "CSA,Command Stage Aux" "0,1"
|
|
bitfld.long 0x00 3. "NC,No Command" "0: This DECO is currently executing a command,1: This DECO is not currently executing a command"
|
|
newline
|
|
bitfld.long 0x00 2. "BWB,Burster Write Busy" "0: The WRITE machine in the Burster is not busy,1: The WRITE machine in the Burster is busy"
|
|
bitfld.long 0x00 1. "BRB,Burster Read Busy" "0: The READ machine in the Burster is not busy,1: The READ machine in the Burster is busy"
|
|
newline
|
|
bitfld.long 0x00 0. "CT,Checking Trusted" "0: This DECO is NOTcurrently generating the..,1: This DECO is currently generating the.."
|
|
rgroup.quad 0x80E08++0x07
|
|
line.quad 0x00 "D0DJP,DECO0 Debug Job Pointer"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "JDPTR,Job Descriptor Pointer"
|
|
rgroup.quad 0x80E10++0x07
|
|
line.quad 0x00 "D0SDP,DECO0 Debug Shared Pointer"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "SDPTR,Shared Descriptor Pointer"
|
|
rgroup.long 0x80E18++0x03
|
|
line.long 0x00 "D0DDR_MS,DECO0 Debug DID most-significant half"
|
|
hexmask.long.word 0x00 21.--31. 1. "OUT_ICID,Output ICID"
|
|
bitfld.long 0x00 16.--19. "OUT_DID,Output DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 5.--15. 1. "PRIM_ICID,Primary ICID"
|
|
bitfld.long 0x00 4. "PRIM_TZ,Primary TZ" "0: TrustZone NonSecureWorld,1: TrustZone SecureWorld"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PRIM_DID,Primary DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x80E1C++0x03
|
|
line.long 0x00 "D0DDR_LS,DECO0 Debug DID least-significant half"
|
|
hexmask.long.word 0x00 19.--29. 1. "OUT_ICID,Output ICID"
|
|
bitfld.long 0x00 0.--3. "OUT_DID,DECO Output Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x80E20++0x03
|
|
line.long 0x00 "SOL0,Sequence Output Length Register"
|
|
hexmask.long 0x00 0.--31. 1. "SOL,Output Sequence Length"
|
|
group.long 0x80E24++0x03
|
|
line.long 0x00 "VSOL0,Variable Sequence Output Length Register"
|
|
hexmask.long 0x00 0.--31. 1. "VSOL,This value is used in variable-length output data sequences"
|
|
group.long 0x80E28++0x03
|
|
line.long 0x00 "SIL0,Sequence Input Length Register"
|
|
hexmask.long 0x00 0.--31. 1. "SIL,This value is used in input data sequences"
|
|
group.long 0x80E2C++0x03
|
|
line.long 0x00 "VSIL0,Variable Sequence Input Length Register"
|
|
hexmask.long 0x00 0.--31. 1. "VSIL,This value is used in variable-length input data sequences"
|
|
group.long 0x80E30++0x03
|
|
line.long 0x00 "D0POVRD,Protocol Override Register"
|
|
hexmask.long 0x00 0.--31. 1. "DPOVRD,DPOVRD can be used as a general purpose math register"
|
|
group.long 0x80E34++0x03
|
|
line.long 0x00 "UVSOL0,Variable Sequence Output Length Register Upper 32 bits"
|
|
hexmask.long 0x00 0.--31. 1. "UVSOL,This value is used in variable-length output data sequences"
|
|
group.long 0x80E38++0x03
|
|
line.long 0x00 "UVSIL0,Variable Sequence Input Length Register Upper 32 bits"
|
|
hexmask.long 0x00 0.--31. 1. "UVSIL,This value is used in variable-length input data sequences"
|
|
repeat 4. (increment 0 1)(increment 0 0x20)
|
|
tree "RMaAb[$1]"
|
|
tree "RM[0]"
|
|
group.quad ($2+0x60100)++0x07
|
|
line.quad 0x00 "RMA,RTIC Memory Block memoryBlock Address segment Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "MEMBLKADDR,Memory Block Address"
|
|
group.long ($2+0x6010C)++0x03
|
|
line.long 0x00 "RML,RTIC Memory Block memoryBlock Length segment Register"
|
|
hexmask.long 0x00 0.--31. 1. "MEMBLKLEN,Memory Block Lengths"
|
|
tree.end
|
|
tree "RM[1]"
|
|
group.quad ($2+0x60110)++0x07
|
|
line.quad 0x00 "RMA,RTIC Memory Block memoryBlock Address segment Register"
|
|
hexmask.quad.quad 0x00 0.--35. 1. "MEMBLKADDR,Memory Block Address"
|
|
group.long ($2+0x6011C)++0x03
|
|
line.long 0x00 "RML,RTIC Memory Block memoryBlock Length segment Register"
|
|
hexmask.long 0x00 0.--31. 1. "MEMBLKLEN,Memory Block Lengths"
|
|
tree.end
|
|
tree.end
|
|
repeat.end
|
|
repeat 4. (increment 0 1)(increment 0 0x200)
|
|
tree "RaMD[$1]"
|
|
tree "RaMD[0]"
|
|
group.long ($2+0x60200)++0x03
|
|
line.long 0x00 "RMD_[%s],RTIC Memory Block memoryBlock endianness_full Endian Hash Result Word word"
|
|
hexmask.long 0x00 0.--31. 1. "RTIC_Hash_Result,RTIC_Hash_Result"
|
|
tree.end
|
|
tree "RaMD[1]"
|
|
group.long ($2+0x60280)++0x03
|
|
line.long 0x00 "RMD_[%s],RTIC Memory Block memoryBlock endianness_full Endian Hash Result Word word"
|
|
hexmask.long 0x00 0.--31. 1. "RTIC_Hash_Result,RTIC_Hash_Result"
|
|
tree.end
|
|
tree.end
|
|
repeat.end
|
|
repeat 4. (increment 0 1)(increment 0 0xFFF9FF18)
|
|
tree "JRaDID[$1]"
|
|
group.long ($2+0x10)++0x03
|
|
line.long 0x00 "JRDID_MS,Job Ring Job_Ring DID Register - most significant half"
|
|
bitfld.long 0x00 31. "LDID,Lock DIDs" "0,1"
|
|
bitfld.long 0x00 30. "USE_OUT,USE_OUT" "0,1"
|
|
hexmask.long.word 0x00 19.--29. 1. "PRIM_ICID,Primary ICID"
|
|
bitfld.long 0x00 17. "LAMTD,Lock AMTD" "0,1"
|
|
bitfld.long 0x00 16. "AMTD,Allow Make Trusted Descriptor" "0,1"
|
|
bitfld.long 0x00 15. "TZ_OWN,TrustZone SecureWorld" "0,1"
|
|
hexmask.long.word 0x00 5.--14. 1. "SDID_MS,Security Domain Identifier most significant bits"
|
|
bitfld.long 0x00 4. "PRIM_TZ,Primary TZ" "0,1"
|
|
bitfld.long 0x00 0.--3. "PRIM_DID,Job Ring Owner's DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x14)++0x03
|
|
line.long 0x00 "JRDID_LS,Job Ring Job_Ring DID Register - least significant half"
|
|
hexmask.long.word 0x00 19.--29. 1. "OUT_ICID,Job Ring Output ICID"
|
|
bitfld.long 0x00 0.--3. "OUT_DID,Output DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
repeat.end
|
|
repeat 4. (increment 0 1)(increment 0 0xFFF9FF6C)
|
|
tree "RTICaDID[$1]"
|
|
group.long ($2+0x64)++0x03
|
|
line.long 0x00 "RTIC_DID,RTIC DID Register for Block RTIC_hash_block"
|
|
hexmask.long.word 0x00 19.--29. 1. "RTIC_ICID,RTIC ICID"
|
|
bitfld.long 0x00 4. "RTIC_TZ,RTIC_TZ" "0,1"
|
|
bitfld.long 0x00 0.--3. "RTIC_DID,RTIC DID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
repeat.end
|
|
repeat 4. (increment 0 1)(increment 0 0xFFFA008C)
|
|
tree "JRnSMVBAR[$1]"
|
|
group.long ($2+0x184)++0x03
|
|
line.long 0x00 "JRSMVBAR,Job Ring Job_Ring Secure Memory Virtual Base Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "SMVBA,Secure Memory Virtual Base Address"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "CAN (Controller Area Network)"
|
|
repeat 3. (list 1. 2. 3.) (list ad:0x400C4000 ad:0x400C8000 ad:0x40C3C000)
|
|
tree "CAN$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MCR,Module Configuration register"
|
|
bitfld.long 0x00 31. "MDIS,Module Disable" "0: Enable the FlexCAN module,1: Disable the FlexCAN module"
|
|
bitfld.long 0x00 30. "FRZ,Freeze Enable" "0: Not enabled to enter Freeze mode,1: Enabled to enter Freeze mode"
|
|
newline
|
|
bitfld.long 0x00 29. "RFEN,Rx FIFO Enable" "0: Rx FIFO not enabled,1: Rx FIFO enabled"
|
|
bitfld.long 0x00 28. "HALT,Halt FlexCAN" "0: No Freeze mode request,1: Enters Freeze mode if the FRZ bit is asserted"
|
|
newline
|
|
rbitfld.long 0x00 27. "NOTRDY,FlexCAN Not Ready" "0: FlexCAN module is either in Normal mode..,1: FlexCAN module is either in Disable mode Doze.."
|
|
bitfld.long 0x00 26. "WAKMSK,Wake Up Interrupt Mask" "0: Wake Up interrupt is disabled,1: Wake Up interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "SOFTRST,Soft Reset" "0: SOFTRST_no_reset_request,1: Resets the registers affected by soft reset"
|
|
rbitfld.long 0x00 24. "FRZACK,Freeze Mode Acknowledge" "0: FlexCAN not in Freeze mode prescaler running,1: FlexCAN in Freeze mode prescaler stopped"
|
|
newline
|
|
bitfld.long 0x00 23. "SUPV,Supervisor Mode" "0: FlexCAN is in User mode,1: FlexCAN is in Supervisor mode"
|
|
bitfld.long 0x00 22. "SLFWAK,Self Wake Up" "0: FlexCAN Self Wake Up feature is disabled,1: FlexCAN Self Wake Up feature is enabled"
|
|
newline
|
|
bitfld.long 0x00 21. "WRNEN,Warning Interrupt Enable" "0: TWRNINT and RWRNINT bits are zero independent..,1: TWRNINT and RWRNINT bits are set when the.."
|
|
rbitfld.long 0x00 20. "LPMACK,Low-Power Mode Acknowledge" "0: FlexCAN is not in a low-power mode,1: FlexCAN is in a low-power mode"
|
|
newline
|
|
bitfld.long 0x00 19. "WAKSRC,Wake Up Source" "0: FlexCAN uses the unfiltered Rx input to..,1: FlexCAN uses the filtered Rx input to detect.."
|
|
bitfld.long 0x00 18. "DOZE,Doze Mode Enable" "0: FlexCAN is not enabled to enter low-power..,1: FlexCAN is enabled to enter low-power mode.."
|
|
newline
|
|
bitfld.long 0x00 17. "SRXDIS,Self Reception Disable" "0: Self-reception enabled,1: Self-reception disabled"
|
|
bitfld.long 0x00 16. "IRMQ,Individual Rx Masking And Queue Enable" "0: Individual Rx masking and queue feature are..,1: Individual Rx masking and queue feature are.."
|
|
newline
|
|
bitfld.long 0x00 15. "DMA,DMA Enable" "0: DMA feature for RX FIFO disabled,1: DMA feature for RX FIFO enabled"
|
|
bitfld.long 0x00 13. "LPRIOEN,Local Priority Enable" "0: Local Priority disabled,1: Local Priority enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "AEN,Abort Enable" "0: Abort disabled,1: Abort enabled"
|
|
bitfld.long 0x00 11. "FDEN,CAN FD operation enable" "0: CAN FD is disabled,1: CAN FD is enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "IDAM,ID Acceptance Mode" "0: Format A,1: Format B,2: Format C,3: Format D"
|
|
hexmask.long.byte 0x00 0.--6. 1. "MAXMB,Number Of The Last Message Buffer"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL1,Control 1 register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "PRESDIV,Prescaler Division Factor"
|
|
bitfld.long 0x00 22.--23. "RJW,Resync Jump Width" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 19.--21. "PSEG1,Phase Segment 1" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 16.--18. "PSEG2,Phase Segment 2" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "BOFFMSK,Bus Off Interrupt Mask" "0: Bus Off interrupt disabled,1: Bus Off interrupt enabled"
|
|
bitfld.long 0x00 14. "ERRMSK,Error Interrupt Mask" "0: Error interrupt disabled,1: Error interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "CLKSRC,CAN Engine Clock Source" "0: The CAN engine clock source is the oscillator..,1: The CAN engine clock source is the peripheral.."
|
|
bitfld.long 0x00 12. "LPB,Loop Back Mode" "0: Loop Back disabled,1: Loop Back enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "TWRNMSK,Tx Warning Interrupt Mask" "0: Tx Warning interrupt disabled,1: Tx Warning interrupt enabled"
|
|
bitfld.long 0x00 10. "RWRNMSK,Rx Warning Interrupt Mask" "0: Rx Warning interrupt disabled,1: Rx Warning interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "SMP,CAN Bit Sampling" "0: Just one sample is used to determine the bit..,1: Three samples are used to determine the value.."
|
|
bitfld.long 0x00 6. "BOFFREC,Bus Off Recovery" "0: Automatic recovering from Bus Off state enabled,1: Automatic recovering from Bus Off state.."
|
|
newline
|
|
bitfld.long 0x00 5. "TSYN,Timer Sync" "0: Timer sync feature disabled,1: Timer sync feature enabled"
|
|
bitfld.long 0x00 4. "LBUF,Lowest Buffer Transmitted First" "0: Buffer with highest priority is transmitted..,1: Lowest number buffer is transmitted first"
|
|
newline
|
|
bitfld.long 0x00 3. "LOM,Listen-Only Mode" "0: Listen-Only mode is deactivated,1: FlexCAN module operates in Listen-Only mode"
|
|
bitfld.long 0x00 0.--2. "PROPSEG,Propagation Segment" "0,1,2,3,4,5,6,7"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TIMER,Free Running Timer"
|
|
hexmask.long.word 0x00 0.--15. 1. "TIMER,Timer Value"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "RXMGMASK,Rx Mailboxes Global Mask register"
|
|
hexmask.long 0x00 0.--31. 1. "MG,Rx Mailboxes Global Mask Bits"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "RX14MASK,Rx 14 Mask register"
|
|
hexmask.long 0x00 0.--31. 1. "RX14M,Rx Buffer 14 Mask Bits"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "RX15MASK,Rx 15 Mask register"
|
|
hexmask.long 0x00 0.--31. 1. "RX15M,Rx Buffer 15 Mask Bits"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "ECR,Error Counter"
|
|
hexmask.long.byte 0x00 24.--31. 1. "RXERRCNT_FAST,Receive Error Counter for fast bits"
|
|
hexmask.long.byte 0x00 16.--23. 1. "TXERRCNT_FAST,Transmit Error Counter for fast bits"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "RXERRCNT,Receive Error Counter"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TXERRCNT,Transmit Error Counter"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "ESR1,Error and Status 1 register"
|
|
rbitfld.long 0x00 31. "BIT1ERR_FAST,Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set" "0: No such occurrence,1: At least one bit sent as recessive is.."
|
|
rbitfld.long 0x00 30. "BIT0ERR_FAST,Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set" "0: No such occurrence,1: At least one bit sent as dominant is received.."
|
|
newline
|
|
rbitfld.long 0x00 28. "CRCERR_FAST,Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bit set" "0: No such occurrence,1: A CRC error occurred since last read of this.."
|
|
rbitfld.long 0x00 27. "FRMERR_FAST,Form Error in the Data Phase of CAN FD frames with the BRS bit set" "0: No such occurrence,1: A form error occurred since last read of this.."
|
|
newline
|
|
rbitfld.long 0x00 26. "STFERR_FAST,Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set" "0: No such occurrence,1: A stuffing error occurred since last read of.."
|
|
eventfld.long 0x00 21. "ERROVR,Error Overrun" "0: Overrun has not occurred,1: Overrun has occurred"
|
|
newline
|
|
eventfld.long 0x00 20. "ERRINT_FAST,Error interrupt for errors detected in Data Phase of CAN FD frames with BRS bit set" "0: errors_data_phase_no,1: Indicates setting of any error bit detected.."
|
|
eventfld.long 0x00 19. "BOFFDONEINT,Bus Off Done Interrupt" "0: No such occurrence,1: FlexCAN module has completed Bus Off process"
|
|
newline
|
|
rbitfld.long 0x00 18. "SYNCH,CAN Synchronization Status" "0: FlexCAN is not synchronized to the CAN bus,1: FlexCAN is synchronized to the CAN bus"
|
|
eventfld.long 0x00 17. "TWRNINT,Tx Warning Interrupt Flag" "0: No such occurrence,1: The Tx error counter transitioned from less.."
|
|
newline
|
|
eventfld.long 0x00 16. "RWRNINT,Rx Warning Interrupt Flag" "0: No such occurrence,1: The Rx error counter transitioned from less.."
|
|
rbitfld.long 0x00 15. "BIT1ERR,Bit1 Error" "0: No such occurrence,1: At least one bit sent as recessive is.."
|
|
newline
|
|
rbitfld.long 0x00 14. "BIT0ERR,Bit0 Error" "0: No such occurrence,1: At least one bit sent as dominant is received.."
|
|
rbitfld.long 0x00 13. "ACKERR,Acknowledge Error" "0: No such occurrence,1: An ACK error occurred since last read of this.."
|
|
newline
|
|
rbitfld.long 0x00 12. "CRCERR,Cyclic Redundancy Check Error" "0: No such occurrence,1: A CRC error occurred since last read of this.."
|
|
rbitfld.long 0x00 11. "FRMERR,Form Error" "0: No such occurrence,1: A Form Error occurred since last read of this.."
|
|
newline
|
|
rbitfld.long 0x00 10. "STFERR,Stuffing Error" "0: No such occurrence,1: A stuffing error occurred since last read of.."
|
|
rbitfld.long 0x00 9. "TXWRN,TX Error Warning" "0: No such occurrence,1: TXERRCNT is greater than or equal to 96"
|
|
newline
|
|
rbitfld.long 0x00 8. "RXWRN,Rx Error Warning" "0: No such occurrence,1: RXERRCNT is greater than or equal to 96"
|
|
rbitfld.long 0x00 7. "IDLE,IDLE" "0: No such occurrence,1: CAN bus is now IDLE"
|
|
newline
|
|
rbitfld.long 0x00 6. "TX,FlexCAN In Transmission" "0: FlexCAN is not transmitting a message,1: FlexCAN is transmitting a message"
|
|
rbitfld.long 0x00 4.--5. "FLTCONF,Fault Confinement State" "0: error_active,1: error_passive,2: bus_off,3: bus_off"
|
|
newline
|
|
rbitfld.long 0x00 3. "RX,FlexCAN In Reception" "0: FlexCAN is not receiving a message,1: FlexCAN is receiving a message"
|
|
eventfld.long 0x00 2. "BOFFINT,Bus Off Interrupt" "0: No such occurrence,1: FlexCAN module entered Bus Off state"
|
|
newline
|
|
eventfld.long 0x00 1. "ERRINT,Error Interrupt" "0: No such occurrence,1: Indicates setting of any error bit in the.."
|
|
eventfld.long 0x00 0. "WAKINT,Wake-Up Interrupt" "0: No such occurrence,1: Indicates a recessive to dominant transition.."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "IMASK2,Interrupt Masks 2 register"
|
|
hexmask.long 0x00 0.--31. 1. "BUF63TO32M,Buffer MBi Mask"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "IMASK1,Interrupt Masks 1 register"
|
|
hexmask.long 0x00 0.--31. 1. "BUF31TO0M,Buffer MBi Mask"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "IFLAG2,Interrupt Flags 2 register"
|
|
hexmask.long 0x00 0.--31. 1. "BUF63TO32I,Buffer MBi Interrupt"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "IFLAG1,Interrupt Flags 1 register"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "BUF31TO8I,Buffer MBi Interrupt"
|
|
eventfld.long 0x00 7. "BUF7I,Buffer MB7 Interrupt Or Rx FIFO Overflow" "0: No occurrence of MB7 completing..,1: MB7 completed transmission/reception when.."
|
|
newline
|
|
eventfld.long 0x00 6. "BUF6I,Buffer MB6 Interrupt Or Rx FIFO Warning" "0: No occurrence of MB6 completing..,1: MB6 completed transmission/reception when.."
|
|
eventfld.long 0x00 5. "BUF5I,Buffer MB5 Interrupt Or Frames available in Rx FIFO" "0: No occurrence of MB5 completing..,1: MB5 completed transmission/reception when.."
|
|
newline
|
|
eventfld.long 0x00 1.--4. "BUF4TO1I,Buffer MBi Interrupt Or Reserved" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
eventfld.long 0x00 0. "BUF0I,Buffer MB0 Interrupt Or Clear FIFO bit" "0: The corresponding buffer has no occurrence of..,1: The corresponding buffer has successfully.."
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CTRL2,Control 2 register"
|
|
bitfld.long 0x00 31. "ERRMSK_FAST,Error Interrupt Mask for errors detected in the data phase of fast CAN FD frames" "0: ERRINT_FAST error interrupt disabled,1: ERRINT_FAST error interrupt enabled"
|
|
bitfld.long 0x00 30. "BOFFDONEMSK,Bus Off Done Interrupt Mask" "0: Bus off done interrupt disabled,1: Bus off done interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 29. "ECRWRE,Error-correction Configuration Register Write Enable" "0: Disable update,1: Enable update"
|
|
bitfld.long 0x00 28. "WRMFRZ,Write-Access To Memory In Freeze Mode" "0: Maintain the write access restrictions,1: Enable unrestricted write access to FlexCAN.."
|
|
newline
|
|
bitfld.long 0x00 24.--27. "RFFN,Number Of Rx FIFO Filters" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19.--23. "TASD,Tx Arbitration Start Delay" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 18. "MRP,Mailboxes Reception Priority" "0: Matching starts from Rx FIFO and continues on..,1: Matching starts from mailboxes and continues.."
|
|
bitfld.long 0x00 17. "RRS,Remote Request Storing" "0: remote_response_frame_not_generated,1: remote_response_frame_generated"
|
|
newline
|
|
bitfld.long 0x00 16. "EACEN,Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes" "0: Rx mailbox filter's IDE bit is always..,1: Enables the comparison of both Rx mailbox.."
|
|
bitfld.long 0x00 15. "TIMER_SRC,Timer Source" "0: The free running timer is clocked by the CAN..,1: The free running timer is clocked by an.."
|
|
newline
|
|
bitfld.long 0x00 14. "PREXCEN,Protocol Exception Enable" "0: Protocol exception is disabled,1: Protocol exception is enabled"
|
|
bitfld.long 0x00 12. "ISOCANFDEN,ISO CAN FD Enable" "0: FlexCAN operates using the non-ISO CAN FD..,1: FlexCAN operates using the ISO CAN FD.."
|
|
newline
|
|
bitfld.long 0x00 11. "EDFLTDIS,Edge Filter Disable" "0: Edge filter is enabled,1: Edge filter is disabled"
|
|
rgroup.long 0x38++0x03
|
|
line.long 0x00 "ESR2,Error and Status 2 register"
|
|
hexmask.long.byte 0x00 16.--22. 1. "LPTM,Lowest Priority Tx Mailbox"
|
|
bitfld.long 0x00 14. "VPS,Valid Priority Status" "0: Contents of IMB and LPTM are invalid,1: Contents of IMB and LPTM are valid"
|
|
newline
|
|
bitfld.long 0x00 13. "IMB,Inactive Mailbox" "0: If ESR2[VPS] is asserted the ESR2[LPTM] is..,1: If ESR2[VPS] is asserted there is at least.."
|
|
rgroup.long 0x44++0x03
|
|
line.long 0x00 "CRCR,CRC register"
|
|
hexmask.long.byte 0x00 16.--22. 1. "MBCRC,CRC Mailbox"
|
|
hexmask.long.word 0x00 0.--14. 1. "TXCRC,Transmitted CRC value"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "RXFGMASK,Rx FIFO Global Mask register"
|
|
hexmask.long 0x00 0.--31. 1. "FGM,Rx FIFO Global Mask Bits"
|
|
rgroup.long 0x4C++0x03
|
|
line.long 0x00 "RXFIR,Rx FIFO Information register"
|
|
hexmask.long.word 0x00 0.--8. 1. "IDHIT,Identifier Acceptance Filter Hit Indicator"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "CBT,CAN Bit Timing register"
|
|
bitfld.long 0x00 31. "BTF,Bit Timing Format Enable" "0: Extended bit time definitions disabled,1: Extended bit time definitions enabled"
|
|
hexmask.long.word 0x00 21.--30. 1. "EPRESDIV,Extended Prescaler Division Factor"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "ERJW,Extended Resync Jump Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 10.--15. "EPROPSEG,Extended Propagation Segment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 5.--9. "EPSEG1,Extended Phase Segment 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 0.--4. "EPSEG2,Extended Phase Segment 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "CS0,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MB0_16B_CS_L,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MB0_32B_CS_L,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MB0_64B_CS_L,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MB0_8B_CS,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "ID0,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "MB0_16B_ID_L,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "MB0_32B_ID_L,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "MB0_64B_ID_L,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "MB0_8B_ID,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "MB0_16B_WORD0_L,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "MB0_32B_WORD0_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "MB0_64B_WORD0_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "MB0_8B_WORD0,Message Buffer 0 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "WORD00,Message Buffer 0 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "MB0_16B_WORD1_L,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "MB0_32B_WORD1_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "MB0_64B_WORD1_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "MB0_8B_WORD1,Message Buffer 0 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "WORD10,Message Buffer 0 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "CS1,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "MB0_16B_WORD2_L,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "MB0_32B_WORD2_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "MB0_64B_WORD2_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "MB1_8B_CS,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "ID1,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "MB0_16B_WORD3_L,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "MB0_32B_WORD3_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "MB0_64B_WORD3_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "MB1_8B_ID,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "MB0_32B_WORD4_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "MB0_64B_WORD4_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "MB1_16B_CS_L,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "MB1_8B_WORD0,Message Buffer 1 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "WORD01,Message Buffer 1 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "MB0_32B_WORD5_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "MB0_64B_WORD5_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "MB1_16B_ID_L,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "MB1_8B_WORD1,Message Buffer 1 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "WORD11,Message Buffer 1 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "CS2,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "MB0_32B_WORD6_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "MB0_64B_WORD6_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "MB1_16B_WORD0_L,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "MB2_8B_CS,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "ID2,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "MB0_32B_WORD7_L,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "MB0_64B_WORD7_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "MB1_16B_WORD1_L,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "MB2_8B_ID,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "MB0_64B_WORD8_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "MB1_16B_WORD2_L,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "MB1_32B_CS_L,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "MB2_8B_WORD0,Message Buffer 2 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "WORD02,Message Buffer 2 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "MB0_64B_WORD9_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "MB1_16B_WORD3_L,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "MB1_32B_ID_L,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "MB2_8B_WORD1,Message Buffer 2 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "WORD12,Message Buffer 2 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "CS3,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "MB0_64B_WORD10_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "MB1_32B_WORD0_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "MB2_16B_CS_L,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "MB3_8B_CS,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "ID3,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "MB0_64B_WORD11_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "MB1_32B_WORD1_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "MB2_16B_ID_L,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "MB3_8B_ID,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "MB0_64B_WORD12_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "MB1_32B_WORD2_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "MB2_16B_WORD0_L,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "MB3_8B_WORD0,Message Buffer 3 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "WORD03,Message Buffer 3 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "MB0_64B_WORD13_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "MB1_32B_WORD3_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "MB2_16B_WORD1_L,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "MB3_8B_WORD1,Message Buffer 3 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "WORD13,Message Buffer 3 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "CS4,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "MB0_64B_WORD14_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "MB1_32B_WORD4_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "MB2_16B_WORD2_L,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "MB4_8B_CS,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "ID4,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "MB0_64B_WORD15_L,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "MB1_32B_WORD5_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "MB2_16B_WORD3_L,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "MB4_8B_ID,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "MB1_32B_WORD6_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "MB1_64B_CS_L,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "MB3_16B_CS_L,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "MB4_8B_WORD0,Message Buffer 4 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "WORD04,Message Buffer 4 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "MB1_32B_WORD7_L,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "MB1_64B_ID_L,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "MB3_16B_ID_L,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "MB4_8B_WORD1,Message Buffer 4 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "WORD14,Message Buffer 4 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "CS5,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "MB1_64B_WORD0_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "MB2_32B_CS_L,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "MB3_16B_WORD0_L,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "MB5_8B_CS,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "ID5,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "MB1_64B_WORD1_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "MB2_32B_ID_L,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "MB3_16B_WORD1_L,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "MB5_8B_ID,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "MB1_64B_WORD2_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "MB2_32B_WORD0_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "MB3_16B_WORD2_L,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "MB5_8B_WORD0,Message Buffer 5 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "WORD05,Message Buffer 5 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "MB1_64B_WORD3_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "MB2_32B_WORD1_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "MB3_16B_WORD3_L,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "MB5_8B_WORD1,Message Buffer 5 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "WORD15,Message Buffer 5 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "CS6,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "MB1_64B_WORD4_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "MB2_32B_WORD2_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "MB4_16B_CS_L,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "MB6_8B_CS,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "ID6,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "MB1_64B_WORD5_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "MB2_32B_WORD3_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "MB4_16B_ID_L,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "MB6_8B_ID,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "MB1_64B_WORD6_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "MB2_32B_WORD4_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "MB4_16B_WORD0_L,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "MB6_8B_WORD0,Message Buffer 6 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "WORD06,Message Buffer 6 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "MB1_64B_WORD7_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "MB2_32B_WORD5_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "MB4_16B_WORD1_L,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "MB6_8B_WORD1,Message Buffer 6 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "WORD16,Message Buffer 6 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "CS7,Message Buffer 7 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "MB1_64B_WORD8_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "MB2_32B_WORD6_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "MB4_16B_WORD2_L,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "MB7_8B_CS,Message Buffer 7 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "ID7,Message Buffer 7 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "MB1_64B_WORD9_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "MB2_32B_WORD7_L,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "MB4_16B_WORD3_L,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "MB7_8B_ID,Message Buffer 7 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "MB1_64B_WORD10_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "MB3_32B_CS_L,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "MB5_16B_CS_L,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "MB7_8B_WORD0,Message Buffer 7 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "WORD07,Message Buffer 7 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xFC++0x03
|
|
line.long 0x00 "MB1_64B_WORD11_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xFC++0x03
|
|
line.long 0x00 "MB3_32B_ID_L,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xFC++0x03
|
|
line.long 0x00 "MB5_16B_ID_L,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0xFC++0x03
|
|
line.long 0x00 "MB7_8B_WORD1,Message Buffer 7 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0xFC++0x03
|
|
line.long 0x00 "WORD17,Message Buffer 7 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "CS8,Message Buffer 8 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "MB1_64B_WORD12_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "MB3_32B_WORD0_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "MB5_16B_WORD0_L,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "MB8_8B_CS,Message Buffer 8 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "ID8,Message Buffer 8 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "MB1_64B_WORD13_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "MB3_32B_WORD1_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "MB5_16B_WORD1_L,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "MB8_8B_ID,Message Buffer 8 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "MB1_64B_WORD14_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "MB3_32B_WORD2_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "MB5_16B_WORD2_L,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "MB8_8B_WORD0,Message Buffer 8 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "WORD08,Message Buffer 8 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "MB1_64B_WORD15_L,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "MB3_32B_WORD3_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "MB5_16B_WORD3_L,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "MB8_8B_WORD1,Message Buffer 8 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "WORD18,Message Buffer 8 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "CS9,Message Buffer 9 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "MB2_64B_CS_L,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "MB3_32B_WORD4_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "MB6_16B_CS_L,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "MB9_8B_CS,Message Buffer 9 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "ID9,Message Buffer 9 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "MB2_64B_ID_L,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "MB3_32B_WORD5_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "MB6_16B_ID_L,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "MB9_8B_ID,Message Buffer 9 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "MB2_64B_WORD0_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "MB3_32B_WORD6_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "MB6_16B_WORD0_L,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "MB9_8B_WORD0,Message Buffer 9 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "WORD09,Message Buffer 9 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "MB2_64B_WORD1_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "MB3_32B_WORD7_L,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "MB6_16B_WORD1_L,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "MB9_8B_WORD1,Message Buffer 9 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "WORD19,Message Buffer 9 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "CS10,Message Buffer 10 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "MB10_8B_CS,Message Buffer 10 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "MB2_64B_WORD2_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "MB4_32B_CS_L,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "MB6_16B_WORD2_L,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "ID10,Message Buffer 10 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "MB10_8B_ID,Message Buffer 10 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "MB2_64B_WORD3_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "MB4_32B_ID_L,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "MB6_16B_WORD3_L,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "MB10_8B_WORD0,Message Buffer 10 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "MB2_64B_WORD4_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "MB4_32B_WORD0_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "MB7_16B_CS_L,Message Buffer 7 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "WORD010,Message Buffer 10 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "MB10_8B_WORD1,Message Buffer 10 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "MB2_64B_WORD5_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "MB4_32B_WORD1_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "MB7_16B_ID_L,Message Buffer 7 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "WORD110,Message Buffer 10 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "CS11,Message Buffer 11 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "MB11_8B_CS,Message Buffer 11 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "MB2_64B_WORD6_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "MB4_32B_WORD2_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "MB7_16B_WORD0_L,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "ID11,Message Buffer 11 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "MB11_8B_ID,Message Buffer 11 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "MB2_64B_WORD7_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "MB4_32B_WORD3_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "MB7_16B_WORD1_L,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "MB11_8B_WORD0,Message Buffer 11 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "MB2_64B_WORD8_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "MB4_32B_WORD4_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "MB7_16B_WORD2_L,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "WORD011,Message Buffer 11 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "MB11_8B_WORD1,Message Buffer 11 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "MB2_64B_WORD9_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "MB4_32B_WORD5_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "MB7_16B_WORD3_L,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "WORD111,Message Buffer 11 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "CS12,Message Buffer 12 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "MB12_8B_CS,Message Buffer 12 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "MB2_64B_WORD10_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "MB4_32B_WORD6_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "MB8_16B_CS_L,Message Buffer 8 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "ID12,Message Buffer 12 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "MB12_8B_ID,Message Buffer 12 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "MB2_64B_WORD11_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "MB4_32B_WORD7_L,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "MB8_16B_ID_L,Message Buffer 8 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "MB12_8B_WORD0,Message Buffer 12 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "MB2_64B_WORD12_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "MB5_32B_CS_L,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "MB8_16B_WORD0_L,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "WORD012,Message Buffer 12 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "MB12_8B_WORD1,Message Buffer 12 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "MB2_64B_WORD13_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "MB5_32B_ID_L,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "MB8_16B_WORD1_L,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "WORD112,Message Buffer 12 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "CS13,Message Buffer 13 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "MB13_8B_CS,Message Buffer 13 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "MB2_64B_WORD14_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "MB5_32B_WORD0_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "MB8_16B_WORD2_L,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "ID13,Message Buffer 13 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "MB13_8B_ID,Message Buffer 13 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "MB2_64B_WORD15_L,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "MB5_32B_WORD1_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "MB8_16B_WORD3_L,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "MB13_8B_WORD0,Message Buffer 13 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "MB3_64B_CS_L,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "MB5_32B_WORD2_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "MB9_16B_CS_L,Message Buffer 9 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "WORD013,Message Buffer 13 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "MB13_8B_WORD1,Message Buffer 13 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "MB3_64B_ID_L,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "MB5_32B_WORD3_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "MB9_16B_ID_L,Message Buffer 9 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "WORD113,Message Buffer 13 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "CS14,Message Buffer 14 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "MB14_8B_CS,Message Buffer 14 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "MB3_64B_WORD0_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "MB5_32B_WORD4_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "MB9_16B_WORD0_L,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "ID14,Message Buffer 14 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "MB14_8B_ID,Message Buffer 14 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "MB3_64B_WORD1_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "MB5_32B_WORD5_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "MB9_16B_WORD1_L,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "MB14_8B_WORD0,Message Buffer 14 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "MB3_64B_WORD2_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "MB5_32B_WORD6_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "MB9_16B_WORD2_L,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "WORD014,Message Buffer 14 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "MB14_8B_WORD1,Message Buffer 14 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "MB3_64B_WORD3_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "MB5_32B_WORD7_L,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "MB9_16B_WORD3_L,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "WORD114,Message Buffer 14 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "CS15,Message Buffer 15 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "MB10_16B_CS_L,Message Buffer 10 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "MB15_8B_CS,Message Buffer 15 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "MB3_64B_WORD4_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "MB6_32B_CS_L,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "ID15,Message Buffer 15 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "MB10_16B_ID_L,Message Buffer 10 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "MB15_8B_ID,Message Buffer 15 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "MB3_64B_WORD5_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "MB6_32B_ID_L,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "MB10_16B_WORD0_L,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "MB15_8B_WORD0,Message Buffer 15 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "MB3_64B_WORD6_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "MB6_32B_WORD0_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "WORD015,Message Buffer 15 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "MB10_16B_WORD1_L,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "MB15_8B_WORD1,Message Buffer 15 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "MB3_64B_WORD7_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "MB6_32B_WORD1_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "WORD115,Message Buffer 15 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "CS16,Message Buffer 16 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "MB10_16B_WORD2_L,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "MB16_8B_CS,Message Buffer 16 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "MB3_64B_WORD8_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "MB6_32B_WORD2_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "ID16,Message Buffer 16 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "MB10_16B_WORD3_L,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "MB16_8B_ID,Message Buffer 16 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "MB3_64B_WORD9_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "MB6_32B_WORD3_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "MB11_16B_CS_L,Message Buffer 11 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "MB16_8B_WORD0,Message Buffer 16 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "MB3_64B_WORD10_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "MB6_32B_WORD4_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "WORD016,Message Buffer 16 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "MB11_16B_ID_L,Message Buffer 11 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "MB16_8B_WORD1,Message Buffer 16 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "MB3_64B_WORD11_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "MB6_32B_WORD5_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "WORD116,Message Buffer 16 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "CS17,Message Buffer 17 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "MB11_16B_WORD0_L,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "MB17_8B_CS,Message Buffer 17 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "MB3_64B_WORD12_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "MB6_32B_WORD6_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "ID17,Message Buffer 17 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "MB11_16B_WORD1_L,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "MB17_8B_ID,Message Buffer 17 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "MB3_64B_WORD13_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "MB6_32B_WORD7_L,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "MB11_16B_WORD2_L,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "MB17_8B_WORD0,Message Buffer 17 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "MB3_64B_WORD14_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "MB7_32B_CS_L,Message Buffer 7 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "WORD017,Message Buffer 17 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "MB11_16B_WORD3_L,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "MB17_8B_WORD1,Message Buffer 17 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "MB3_64B_WORD15_L,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "MB7_32B_ID_L,Message Buffer 7 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "WORD117,Message Buffer 17 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "CS18,Message Buffer 18 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "MB12_16B_CS_L,Message Buffer 12 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "MB18_8B_CS,Message Buffer 18 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "MB4_64B_CS_L,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "MB7_32B_WORD0_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "ID18,Message Buffer 18 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "MB12_16B_ID_L,Message Buffer 12 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "MB18_8B_ID,Message Buffer 18 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "MB4_64B_ID_L,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "MB7_32B_WORD1_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "MB12_16B_WORD0_L,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "MB18_8B_WORD0,Message Buffer 18 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "MB4_64B_WORD0_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "MB7_32B_WORD2_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "WORD018,Message Buffer 18 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "MB12_16B_WORD1_L,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "MB18_8B_WORD1,Message Buffer 18 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "MB4_64B_WORD1_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "MB7_32B_WORD3_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "WORD118,Message Buffer 18 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "CS19,Message Buffer 19 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "MB12_16B_WORD2_L,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "MB19_8B_CS,Message Buffer 19 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "MB4_64B_WORD2_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "MB7_32B_WORD4_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "ID19,Message Buffer 19 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "MB12_16B_WORD3_L,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "MB19_8B_ID,Message Buffer 19 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "MB4_64B_WORD3_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "MB7_32B_WORD5_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B8++0x03
|
|
line.long 0x00 "MB13_16B_CS_L,Message Buffer 13 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1B8++0x03
|
|
line.long 0x00 "MB19_8B_WORD0,Message Buffer 19 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B8++0x03
|
|
line.long 0x00 "MB4_64B_WORD4_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B8++0x03
|
|
line.long 0x00 "MB7_32B_WORD6_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1B8++0x03
|
|
line.long 0x00 "WORD019,Message Buffer 19 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "MB13_16B_ID_L,Message Buffer 13 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "MB19_8B_WORD1,Message Buffer 19 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "MB4_64B_WORD5_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "MB7_32B_WORD7_L,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "WORD119,Message Buffer 19 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "CS20,Message Buffer 20 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "MB13_16B_WORD0_L,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "MB20_8B_CS,Message Buffer 20 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "MB4_64B_WORD6_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "MB8_32B_CS_L,Message Buffer 8 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "ID20,Message Buffer 20 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "MB13_16B_WORD1_L,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "MB20_8B_ID,Message Buffer 20 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "MB4_64B_WORD7_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "MB8_32B_ID_L,Message Buffer 8 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "MB13_16B_WORD2_L,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "MB20_8B_WORD0,Message Buffer 20 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "MB4_64B_WORD8_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "MB8_32B_WORD0_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "WORD020,Message Buffer 20 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "MB13_16B_WORD3_L,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "MB20_8B_WORD1,Message Buffer 20 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "MB4_64B_WORD9_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "MB8_32B_WORD1_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "WORD120,Message Buffer 20 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D0++0x03
|
|
line.long 0x00 "CS21,Message Buffer 21 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1D0++0x03
|
|
line.long 0x00 "MB14_16B_CS_L,Message Buffer 14 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1D0++0x03
|
|
line.long 0x00 "MB21_8B_CS,Message Buffer 21 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1D0++0x03
|
|
line.long 0x00 "MB4_64B_WORD10_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D0++0x03
|
|
line.long 0x00 "MB8_32B_WORD2_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D4++0x03
|
|
line.long 0x00 "ID21,Message Buffer 21 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1D4++0x03
|
|
line.long 0x00 "MB14_16B_ID_L,Message Buffer 14 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1D4++0x03
|
|
line.long 0x00 "MB21_8B_ID,Message Buffer 21 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1D4++0x03
|
|
line.long 0x00 "MB4_64B_WORD11_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D4++0x03
|
|
line.long 0x00 "MB8_32B_WORD3_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D8++0x03
|
|
line.long 0x00 "MB14_16B_WORD0_L,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D8++0x03
|
|
line.long 0x00 "MB21_8B_WORD0,Message Buffer 21 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D8++0x03
|
|
line.long 0x00 "MB4_64B_WORD12_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D8++0x03
|
|
line.long 0x00 "MB8_32B_WORD4_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1D8++0x03
|
|
line.long 0x00 "WORD021,Message Buffer 21 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1DC++0x03
|
|
line.long 0x00 "MB14_16B_WORD1_L,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1DC++0x03
|
|
line.long 0x00 "MB21_8B_WORD1,Message Buffer 21 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1DC++0x03
|
|
line.long 0x00 "MB4_64B_WORD13_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1DC++0x03
|
|
line.long 0x00 "MB8_32B_WORD5_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1DC++0x03
|
|
line.long 0x00 "WORD121,Message Buffer 21 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "CS22,Message Buffer 22 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "MB14_16B_WORD2_L,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "MB22_8B_CS,Message Buffer 22 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "MB4_64B_WORD14_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "MB8_32B_WORD6_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "ID22,Message Buffer 22 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "MB14_16B_WORD3_L,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "MB22_8B_ID,Message Buffer 22 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "MB4_64B_WORD15_L,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "MB8_32B_WORD7_L,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "MB15_16B_CS_L,Message Buffer 15 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "MB22_8B_WORD0,Message Buffer 22 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "MB5_64B_CS_L,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "MB9_32B_CS_L,Message Buffer 9 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "WORD022,Message Buffer 22 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "MB15_16B_ID_L,Message Buffer 15 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "MB22_8B_WORD1,Message Buffer 22 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "MB5_64B_ID_L,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "MB9_32B_ID_L,Message Buffer 9 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "WORD122,Message Buffer 22 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "CS23,Message Buffer 23 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "MB15_16B_WORD0_L,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "MB23_8B_CS,Message Buffer 23 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "MB5_64B_WORD0_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "MB9_32B_WORD0_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F4++0x03
|
|
line.long 0x00 "ID23,Message Buffer 23 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1F4++0x03
|
|
line.long 0x00 "MB15_16B_WORD1_L,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F4++0x03
|
|
line.long 0x00 "MB23_8B_ID,Message Buffer 23 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x1F4++0x03
|
|
line.long 0x00 "MB5_64B_WORD1_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F4++0x03
|
|
line.long 0x00 "MB9_32B_WORD1_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F8++0x03
|
|
line.long 0x00 "MB15_16B_WORD2_L,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F8++0x03
|
|
line.long 0x00 "MB23_8B_WORD0,Message Buffer 23 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F8++0x03
|
|
line.long 0x00 "MB5_64B_WORD2_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F8++0x03
|
|
line.long 0x00 "MB9_32B_WORD2_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1F8++0x03
|
|
line.long 0x00 "WORD023,Message Buffer 23 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1FC++0x03
|
|
line.long 0x00 "MB15_16B_WORD3_L,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1FC++0x03
|
|
line.long 0x00 "MB23_8B_WORD1,Message Buffer 23 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1FC++0x03
|
|
line.long 0x00 "MB5_64B_WORD3_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1FC++0x03
|
|
line.long 0x00 "MB9_32B_WORD3_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x1FC++0x03
|
|
line.long 0x00 "WORD123,Message Buffer 23 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "CS24,Message Buffer 24 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "MB16_16B_CS_L,Message Buffer 16 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "MB24_8B_CS,Message Buffer 24 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "MB5_64B_WORD4_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "MB9_32B_WORD4_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "ID24,Message Buffer 24 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "MB16_16B_ID_L,Message Buffer 16 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "MB24_8B_ID,Message Buffer 24 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "MB5_64B_WORD5_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "MB9_32B_WORD5_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "MB16_16B_WORD0_L,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "MB24_8B_WORD0,Message Buffer 24 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "MB5_64B_WORD6_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "MB9_32B_WORD6_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "WORD024,Message Buffer 24 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "MB16_16B_WORD1_L,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "MB24_8B_WORD1,Message Buffer 24 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "MB5_64B_WORD7_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "MB9_32B_WORD7_L,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "WORD124,Message Buffer 24 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "CS25,Message Buffer 25 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "MB10_32B_CS_L,Message Buffer 10 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "MB16_16B_WORD2_L,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "MB25_8B_CS,Message Buffer 25 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "MB5_64B_WORD8_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "ID25,Message Buffer 25 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "MB10_32B_ID_L,Message Buffer 10 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "MB16_16B_WORD3_L,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "MB25_8B_ID,Message Buffer 25 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "MB5_64B_WORD9_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "MB10_32B_WORD0_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "MB17_16B_CS_L,Message Buffer 17 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "MB25_8B_WORD0,Message Buffer 25 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "MB5_64B_WORD10_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "WORD025,Message Buffer 25 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "MB10_32B_WORD1_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "MB17_16B_ID_L,Message Buffer 17 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "MB25_8B_WORD1,Message Buffer 25 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "MB5_64B_WORD11_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "WORD125,Message Buffer 25 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "CS26,Message Buffer 26 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "MB10_32B_WORD2_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "MB17_16B_WORD0_L,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "MB26_8B_CS,Message Buffer 26 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "MB5_64B_WORD12_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "ID26,Message Buffer 26 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "MB10_32B_WORD3_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "MB17_16B_WORD1_L,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "MB26_8B_ID,Message Buffer 26 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "MB5_64B_WORD13_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "MB10_32B_WORD4_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "MB17_16B_WORD2_L,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "MB26_8B_WORD0,Message Buffer 26 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "MB5_64B_WORD14_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "WORD026,Message Buffer 26 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "MB10_32B_WORD5_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "MB17_16B_WORD3_L,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "MB26_8B_WORD1,Message Buffer 26 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "MB5_64B_WORD15_L,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "WORD126,Message Buffer 26 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "CS27,Message Buffer 27 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "MB10_32B_WORD6_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "MB18_16B_CS_L,Message Buffer 18 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "MB27_8B_CS,Message Buffer 27 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "MB6_64B_CS_L,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "ID27,Message Buffer 27 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "MB10_32B_WORD7_L,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "MB18_16B_ID_L,Message Buffer 18 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "MB27_8B_ID,Message Buffer 27 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "MB6_64B_ID_L,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "MB11_32B_CS_L,Message Buffer 11 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "MB18_16B_WORD0_L,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "MB27_8B_WORD0,Message Buffer 27 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "MB6_64B_WORD0_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "WORD027,Message Buffer 27 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "MB11_32B_ID_L,Message Buffer 11 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "MB18_16B_WORD1_L,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "MB27_8B_WORD1,Message Buffer 27 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "MB6_64B_WORD1_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "WORD127,Message Buffer 27 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "CS28,Message Buffer 28 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "MB11_32B_WORD0_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "MB18_16B_WORD2_L,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "MB28_8B_CS,Message Buffer 28 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "MB6_64B_WORD2_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "ID28,Message Buffer 28 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "MB11_32B_WORD1_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "MB18_16B_WORD3_L,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "MB28_8B_ID,Message Buffer 28 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "MB6_64B_WORD3_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "MB11_32B_WORD2_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "MB19_16B_CS_L,Message Buffer 19 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "MB28_8B_WORD0,Message Buffer 28 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "MB6_64B_WORD4_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "WORD028,Message Buffer 28 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "MB11_32B_WORD3_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "MB19_16B_ID_L,Message Buffer 19 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "MB28_8B_WORD1,Message Buffer 28 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "MB6_64B_WORD5_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "WORD128,Message Buffer 28 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "CS29,Message Buffer 29 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "MB11_32B_WORD4_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "MB19_16B_WORD0_L,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "MB29_8B_CS,Message Buffer 29 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "MB6_64B_WORD6_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "ID29,Message Buffer 29 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "MB11_32B_WORD5_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "MB19_16B_WORD1_L,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "MB29_8B_ID,Message Buffer 29 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "MB6_64B_WORD7_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "MB11_32B_WORD6_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "MB19_16B_WORD2_L,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "MB29_8B_WORD0,Message Buffer 29 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "MB6_64B_WORD8_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "WORD029,Message Buffer 29 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "MB11_32B_WORD7_L,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "MB19_16B_WORD3_L,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "MB29_8B_WORD1,Message Buffer 29 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "MB6_64B_WORD9_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "WORD129,Message Buffer 29 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "CS30,Message Buffer 30 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "MB20_16B_CS_L,Message Buffer 20 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "MB30_8B_CS,Message Buffer 30 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "MB6_64B_WORD10_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x264++0x03
|
|
line.long 0x00 "ID30,Message Buffer 30 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x264++0x03
|
|
line.long 0x00 "MB20_16B_ID_L,Message Buffer 20 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x264++0x03
|
|
line.long 0x00 "MB30_8B_ID,Message Buffer 30 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x264++0x03
|
|
line.long 0x00 "MB6_64B_WORD11_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x268++0x03
|
|
line.long 0x00 "MB20_16B_WORD0_L,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x268++0x03
|
|
line.long 0x00 "MB30_8B_WORD0,Message Buffer 30 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x268++0x03
|
|
line.long 0x00 "MB6_64B_WORD12_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x268++0x03
|
|
line.long 0x00 "WORD030,Message Buffer 30 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x26C++0x03
|
|
line.long 0x00 "MB20_16B_WORD1_L,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x26C++0x03
|
|
line.long 0x00 "MB30_8B_WORD1,Message Buffer 30 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x26C++0x03
|
|
line.long 0x00 "MB6_64B_WORD13_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x26C++0x03
|
|
line.long 0x00 "WORD130,Message Buffer 30 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "CS31,Message Buffer 31 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "MB20_16B_WORD2_L,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "MB31_8B_CS,Message Buffer 31 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "MB6_64B_WORD14_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x274++0x03
|
|
line.long 0x00 "ID31,Message Buffer 31 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x274++0x03
|
|
line.long 0x00 "MB20_16B_WORD3_L,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x274++0x03
|
|
line.long 0x00 "MB31_8B_ID,Message Buffer 31 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x274++0x03
|
|
line.long 0x00 "MB6_64B_WORD15_L,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x278++0x03
|
|
line.long 0x00 "MB31_8B_WORD0,Message Buffer 31 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x278++0x03
|
|
line.long 0x00 "WORD031,Message Buffer 31 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x27C++0x03
|
|
line.long 0x00 "MB31_8B_WORD1,Message Buffer 31 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x27C++0x03
|
|
line.long 0x00 "WORD131,Message Buffer 31 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "CS32,Message Buffer 32 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "MB0_16B_CS_H,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "MB0_32B_CS_H,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "MB0_64B_CS_H,Message Buffer 0 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "MB32_8B_CS,Message Buffer 32 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "ID32,Message Buffer 32 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "MB0_16B_ID_H,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "MB0_32B_ID_H,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "MB0_64B_ID_H,Message Buffer 0 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "MB32_8B_ID,Message Buffer 32 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "MB0_16B_WORD0_H,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "MB0_32B_WORD0_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "MB0_64B_WORD0_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "MB32_8B_WORD0,Message Buffer 32 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "WORD032,Message Buffer 32 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "MB0_16B_WORD1_H,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "MB0_32B_WORD1_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "MB0_64B_WORD1_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "MB32_8B_WORD1,Message Buffer 32 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "WORD132,Message Buffer 32 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "CS33,Message Buffer 33 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "MB0_16B_WORD2_H,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "MB0_32B_WORD2_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "MB0_64B_WORD2_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "MB33_8B_CS,Message Buffer 33 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "ID33,Message Buffer 33 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "MB0_16B_WORD3_H,Message Buffer 0 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "MB0_32B_WORD3_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "MB0_64B_WORD3_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "MB33_8B_ID,Message Buffer 33 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "MB0_32B_WORD4_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "MB0_64B_WORD4_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "MB1_16B_CS_H,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "MB33_8B_WORD0,Message Buffer 33 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "WORD033,Message Buffer 33 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x29C++0x03
|
|
line.long 0x00 "MB0_32B_WORD5_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x29C++0x03
|
|
line.long 0x00 "MB0_64B_WORD5_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x29C++0x03
|
|
line.long 0x00 "MB1_16B_ID_H,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x29C++0x03
|
|
line.long 0x00 "MB33_8B_WORD1,Message Buffer 33 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x29C++0x03
|
|
line.long 0x00 "WORD133,Message Buffer 33 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "CS34,Message Buffer 34 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "MB0_32B_WORD6_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "MB0_64B_WORD6_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "MB1_16B_WORD0_H,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "MB34_8B_CS,Message Buffer 34 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "ID34,Message Buffer 34 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "MB0_32B_WORD7_H,Message Buffer 0 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "MB0_64B_WORD7_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "MB1_16B_WORD1_H,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "MB34_8B_ID,Message Buffer 34 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "MB0_64B_WORD8_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "MB1_16B_WORD2_H,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "MB1_32B_CS_H,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "MB34_8B_WORD0,Message Buffer 34 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "WORD034,Message Buffer 34 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "MB0_64B_WORD9_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "MB1_16B_WORD3_H,Message Buffer 1 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "MB1_32B_ID_H,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "MB34_8B_WORD1,Message Buffer 34 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "WORD134,Message Buffer 34 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "CS35,Message Buffer 35 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "MB0_64B_WORD10_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "MB1_32B_WORD0_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "MB2_16B_CS_H,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "MB35_8B_CS,Message Buffer 35 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2B4++0x03
|
|
line.long 0x00 "ID35,Message Buffer 35 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2B4++0x03
|
|
line.long 0x00 "MB0_64B_WORD11_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B4++0x03
|
|
line.long 0x00 "MB1_32B_WORD1_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B4++0x03
|
|
line.long 0x00 "MB2_16B_ID_H,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2B4++0x03
|
|
line.long 0x00 "MB35_8B_ID,Message Buffer 35 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "MB0_64B_WORD12_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "MB1_32B_WORD2_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "MB2_16B_WORD0_H,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "MB35_8B_WORD0,Message Buffer 35 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "WORD035,Message Buffer 35 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2BC++0x03
|
|
line.long 0x00 "MB0_64B_WORD13_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2BC++0x03
|
|
line.long 0x00 "MB1_32B_WORD3_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2BC++0x03
|
|
line.long 0x00 "MB2_16B_WORD1_H,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2BC++0x03
|
|
line.long 0x00 "MB35_8B_WORD1,Message Buffer 35 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2BC++0x03
|
|
line.long 0x00 "WORD135,Message Buffer 35 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "CS36,Message Buffer 36 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "MB0_64B_WORD14_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "MB1_32B_WORD4_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "MB2_16B_WORD2_H,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "MB36_8B_CS,Message Buffer 36 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "ID36,Message Buffer 36 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "MB0_64B_WORD15_H,Message Buffer 0 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "MB1_32B_WORD5_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "MB2_16B_WORD3_H,Message Buffer 2 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "MB36_8B_ID,Message Buffer 36 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "MB1_32B_WORD6_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "MB1_64B_CS_H,Message Buffer 1 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "MB36_8B_WORD0,Message Buffer 36 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "MB3_16B_CS_H,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "WORD036,Message Buffer 36 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "MB1_32B_WORD7_H,Message Buffer 1 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "MB1_64B_ID_H,Message Buffer 1 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "MB36_8B_WORD1,Message Buffer 36 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "MB3_16B_ID_H,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "WORD136,Message Buffer 36 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "CS37,Message Buffer 37 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "MB1_64B_WORD0_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "MB2_32B_CS_H,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "MB37_8B_CS,Message Buffer 37 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "MB3_16B_WORD0_H,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "ID37,Message Buffer 37 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "MB1_64B_WORD1_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "MB2_32B_ID_H,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "MB37_8B_ID,Message Buffer 37 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "MB3_16B_WORD1_H,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D8++0x03
|
|
line.long 0x00 "MB1_64B_WORD2_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D8++0x03
|
|
line.long 0x00 "MB2_32B_WORD0_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D8++0x03
|
|
line.long 0x00 "MB37_8B_WORD0,Message Buffer 37 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D8++0x03
|
|
line.long 0x00 "MB3_16B_WORD2_H,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2D8++0x03
|
|
line.long 0x00 "WORD037,Message Buffer 37 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2DC++0x03
|
|
line.long 0x00 "MB1_64B_WORD3_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2DC++0x03
|
|
line.long 0x00 "MB2_32B_WORD1_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2DC++0x03
|
|
line.long 0x00 "MB37_8B_WORD1,Message Buffer 37 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2DC++0x03
|
|
line.long 0x00 "MB3_16B_WORD3_H,Message Buffer 3 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2DC++0x03
|
|
line.long 0x00 "WORD137,Message Buffer 37 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "CS38,Message Buffer 38 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "MB1_64B_WORD4_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "MB2_32B_WORD2_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "MB38_8B_CS,Message Buffer 38 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "MB4_16B_CS_H,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "ID38,Message Buffer 38 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "MB1_64B_WORD5_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "MB2_32B_WORD3_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "MB38_8B_ID,Message Buffer 38 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "MB4_16B_ID_H,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "MB1_64B_WORD6_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "MB2_32B_WORD4_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "MB38_8B_WORD0,Message Buffer 38 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "MB4_16B_WORD0_H,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "WORD038,Message Buffer 38 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "MB1_64B_WORD7_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "MB2_32B_WORD5_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "MB38_8B_WORD1,Message Buffer 38 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "MB4_16B_WORD1_H,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "WORD138,Message Buffer 38 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "CS39,Message Buffer 39 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "MB1_64B_WORD8_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "MB2_32B_WORD6_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "MB39_8B_CS,Message Buffer 39 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "MB4_16B_WORD2_H,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F4++0x03
|
|
line.long 0x00 "ID39,Message Buffer 39 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2F4++0x03
|
|
line.long 0x00 "MB1_64B_WORD9_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F4++0x03
|
|
line.long 0x00 "MB2_32B_WORD7_H,Message Buffer 2 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F4++0x03
|
|
line.long 0x00 "MB39_8B_ID,Message Buffer 39 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2F4++0x03
|
|
line.long 0x00 "MB4_16B_WORD3_H,Message Buffer 4 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F8++0x03
|
|
line.long 0x00 "MB1_64B_WORD10_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F8++0x03
|
|
line.long 0x00 "MB39_8B_WORD0,Message Buffer 39 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2F8++0x03
|
|
line.long 0x00 "MB3_32B_CS_H,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2F8++0x03
|
|
line.long 0x00 "MB5_16B_CS_H,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x2F8++0x03
|
|
line.long 0x00 "WORD039,Message Buffer 39 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2FC++0x03
|
|
line.long 0x00 "MB1_64B_WORD11_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2FC++0x03
|
|
line.long 0x00 "MB39_8B_WORD1,Message Buffer 39 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x2FC++0x03
|
|
line.long 0x00 "MB3_32B_ID_H,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2FC++0x03
|
|
line.long 0x00 "MB5_16B_ID_H,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x2FC++0x03
|
|
line.long 0x00 "WORD139,Message Buffer 39 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "CS40,Message Buffer 40 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "MB1_64B_WORD12_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "MB3_32B_WORD0_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "MB40_8B_CS,Message Buffer 40 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "MB5_16B_WORD0_H,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "ID40,Message Buffer 40 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "MB1_64B_WORD13_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "MB3_32B_WORD1_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "MB40_8B_ID,Message Buffer 40 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "MB5_16B_WORD1_H,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "MB1_64B_WORD14_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "MB3_32B_WORD2_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "MB40_8B_WORD0,Message Buffer 40 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "MB5_16B_WORD2_H,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "WORD040,Message Buffer 40 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "MB1_64B_WORD15_H,Message Buffer 1 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "MB3_32B_WORD3_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "MB40_8B_WORD1,Message Buffer 40 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "MB5_16B_WORD3_H,Message Buffer 5 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "WORD140,Message Buffer 40 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "CS41,Message Buffer 41 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "MB2_64B_CS_H,Message Buffer 2 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "MB3_32B_WORD4_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "MB41_8B_CS,Message Buffer 41 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "MB6_16B_CS_H,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "ID41,Message Buffer 41 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "MB2_64B_ID_H,Message Buffer 2 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "MB3_32B_WORD5_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "MB41_8B_ID,Message Buffer 41 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "MB6_16B_ID_H,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "MB2_64B_WORD0_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "MB3_32B_WORD6_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "MB41_8B_WORD0,Message Buffer 41 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "MB6_16B_WORD0_H,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "WORD041,Message Buffer 41 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "MB2_64B_WORD1_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "MB3_32B_WORD7_H,Message Buffer 3 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "MB41_8B_WORD1,Message Buffer 41 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "MB6_16B_WORD1_H,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "WORD141,Message Buffer 41 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "CS42,Message Buffer 42 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "MB2_64B_WORD2_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "MB42_8B_CS,Message Buffer 42 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "MB4_32B_CS_H,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "MB6_16B_WORD2_H,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "ID42,Message Buffer 42 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "MB2_64B_WORD3_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "MB42_8B_ID,Message Buffer 42 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "MB4_32B_ID_H,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "MB6_16B_WORD3_H,Message Buffer 6 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "MB2_64B_WORD4_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "MB42_8B_WORD0,Message Buffer 42 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "MB4_32B_WORD0_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "MB7_16B_CS_H,Message Buffer 7 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "WORD042,Message Buffer 42 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "MB2_64B_WORD5_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "MB42_8B_WORD1,Message Buffer 42 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "MB4_32B_WORD1_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "MB7_16B_ID_H,Message Buffer 7 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "WORD142,Message Buffer 42 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "CS43,Message Buffer 43 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "MB2_64B_WORD6_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "MB43_8B_CS,Message Buffer 43 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "MB4_32B_WORD2_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "MB7_16B_WORD0_H,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "ID43,Message Buffer 43 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "MB2_64B_WORD7_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "MB43_8B_ID,Message Buffer 43 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "MB4_32B_WORD3_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "MB7_16B_WORD1_H,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "MB2_64B_WORD8_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "MB43_8B_WORD0,Message Buffer 43 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "MB4_32B_WORD4_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "MB7_16B_WORD2_H,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "WORD043,Message Buffer 43 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "MB2_64B_WORD9_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "MB43_8B_WORD1,Message Buffer 43 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "MB4_32B_WORD5_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "MB7_16B_WORD3_H,Message Buffer 7 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "WORD143,Message Buffer 43 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "CS44,Message Buffer 44 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "MB2_64B_WORD10_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "MB44_8B_CS,Message Buffer 44 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "MB4_32B_WORD6_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "MB8_16B_CS_H,Message Buffer 8 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "ID44,Message Buffer 44 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "MB2_64B_WORD11_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "MB44_8B_ID,Message Buffer 44 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "MB4_32B_WORD7_H,Message Buffer 4 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "MB8_16B_ID_H,Message Buffer 8 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "MB2_64B_WORD12_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "MB44_8B_WORD0,Message Buffer 44 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "MB5_32B_CS_H,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "MB8_16B_WORD0_H,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "WORD044,Message Buffer 44 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "MB2_64B_WORD13_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "MB44_8B_WORD1,Message Buffer 44 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "MB5_32B_ID_H,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "MB8_16B_WORD1_H,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "WORD144,Message Buffer 44 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "CS45,Message Buffer 45 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "MB2_64B_WORD14_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "MB45_8B_CS,Message Buffer 45 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "MB5_32B_WORD0_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "MB8_16B_WORD2_H,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "ID45,Message Buffer 45 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "MB2_64B_WORD15_H,Message Buffer 2 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "MB45_8B_ID,Message Buffer 45 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "MB5_32B_WORD1_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "MB8_16B_WORD3_H,Message Buffer 8 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "MB3_64B_CS_H,Message Buffer 3 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "MB45_8B_WORD0,Message Buffer 45 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "MB5_32B_WORD2_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "MB9_16B_CS_H,Message Buffer 9 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "WORD045,Message Buffer 45 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "MB3_64B_ID_H,Message Buffer 3 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "MB45_8B_WORD1,Message Buffer 45 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "MB5_32B_WORD3_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "MB9_16B_ID_H,Message Buffer 9 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "WORD145,Message Buffer 45 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "CS46,Message Buffer 46 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "MB3_64B_WORD0_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "MB46_8B_CS,Message Buffer 46 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "MB5_32B_WORD4_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "MB9_16B_WORD0_H,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "ID46,Message Buffer 46 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "MB3_64B_WORD1_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "MB46_8B_ID,Message Buffer 46 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "MB5_32B_WORD5_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "MB9_16B_WORD1_H,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "MB3_64B_WORD2_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "MB46_8B_WORD0,Message Buffer 46 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "MB5_32B_WORD6_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "MB9_16B_WORD2_H,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "WORD046,Message Buffer 46 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "MB3_64B_WORD3_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "MB46_8B_WORD1,Message Buffer 46 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "MB5_32B_WORD7_H,Message Buffer 5 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "MB9_16B_WORD3_H,Message Buffer 9 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "WORD146,Message Buffer 46 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "CS47,Message Buffer 47 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "MB10_16B_CS_H,Message Buffer 10 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "MB3_64B_WORD4_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "MB47_8B_CS,Message Buffer 47 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "MB6_32B_CS_H,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "ID47,Message Buffer 47 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "MB10_16B_ID_H,Message Buffer 10 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "MB3_64B_WORD5_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "MB47_8B_ID,Message Buffer 47 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "MB6_32B_ID_H,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "MB10_16B_WORD0_H,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "MB3_64B_WORD6_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "MB47_8B_WORD0,Message Buffer 47 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "MB6_32B_WORD0_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "WORD047,Message Buffer 47 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "MB10_16B_WORD1_H,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "MB3_64B_WORD7_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "MB47_8B_WORD1,Message Buffer 47 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "MB6_32B_WORD1_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "WORD147,Message Buffer 47 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "CS48,Message Buffer 48 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "MB10_16B_WORD2_H,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "MB3_64B_WORD8_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "MB48_8B_CS,Message Buffer 48 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "MB6_32B_WORD2_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "ID48,Message Buffer 48 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "MB10_16B_WORD3_H,Message Buffer 10 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "MB3_64B_WORD9_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "MB48_8B_ID,Message Buffer 48 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "MB6_32B_WORD3_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "MB11_16B_CS_H,Message Buffer 11 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "MB3_64B_WORD10_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "MB48_8B_WORD0,Message Buffer 48 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "MB6_32B_WORD4_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "WORD048,Message Buffer 48 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "MB11_16B_ID_H,Message Buffer 11 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "MB3_64B_WORD11_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "MB48_8B_WORD1,Message Buffer 48 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "MB6_32B_WORD5_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "WORD148,Message Buffer 48 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "CS49,Message Buffer 49 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "MB11_16B_WORD0_H,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "MB3_64B_WORD12_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "MB49_8B_CS,Message Buffer 49 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "MB6_32B_WORD6_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "ID49,Message Buffer 49 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "MB11_16B_WORD1_H,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "MB3_64B_WORD13_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "MB49_8B_ID,Message Buffer 49 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "MB6_32B_WORD7_H,Message Buffer 6 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "MB11_16B_WORD2_H,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "MB3_64B_WORD14_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "MB49_8B_WORD0,Message Buffer 49 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "MB7_32B_CS_H,Message Buffer 7 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "WORD049,Message Buffer 49 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "MB11_16B_WORD3_H,Message Buffer 11 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "MB3_64B_WORD15_H,Message Buffer 3 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "MB49_8B_WORD1,Message Buffer 49 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "MB7_32B_ID_H,Message Buffer 7 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "WORD149,Message Buffer 49 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "CS50,Message Buffer 50 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "MB12_16B_CS_H,Message Buffer 12 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "MB4_64B_CS_H,Message Buffer 4 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "MB50_8B_CS,Message Buffer 50 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "MB7_32B_WORD0_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "ID50,Message Buffer 50 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "MB12_16B_ID_H,Message Buffer 12 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "MB4_64B_ID_H,Message Buffer 4 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "MB50_8B_ID,Message Buffer 50 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "MB7_32B_WORD1_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "MB12_16B_WORD0_H,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "MB4_64B_WORD0_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "MB50_8B_WORD0,Message Buffer 50 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "MB7_32B_WORD2_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "WORD050,Message Buffer 50 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "MB12_16B_WORD1_H,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "MB4_64B_WORD1_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "MB50_8B_WORD1,Message Buffer 50 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "MB7_32B_WORD3_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "WORD150,Message Buffer 50 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "CS51,Message Buffer 51 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "MB12_16B_WORD2_H,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "MB4_64B_WORD2_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "MB51_8B_CS,Message Buffer 51 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "MB7_32B_WORD4_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "ID51,Message Buffer 51 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "MB12_16B_WORD3_H,Message Buffer 12 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "MB4_64B_WORD3_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "MB51_8B_ID,Message Buffer 51 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "MB7_32B_WORD5_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "MB13_16B_CS_H,Message Buffer 13 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "MB4_64B_WORD4_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "MB51_8B_WORD0,Message Buffer 51 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "MB7_32B_WORD6_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "WORD051,Message Buffer 51 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "MB13_16B_ID_H,Message Buffer 13 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "MB4_64B_WORD5_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "MB51_8B_WORD1,Message Buffer 51 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "MB7_32B_WORD7_H,Message Buffer 7 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "WORD151,Message Buffer 51 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "CS52,Message Buffer 52 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "MB13_16B_WORD0_H,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "MB4_64B_WORD6_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "MB52_8B_CS,Message Buffer 52 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "MB8_32B_CS_H,Message Buffer 8 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "ID52,Message Buffer 52 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "MB13_16B_WORD1_H,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "MB4_64B_WORD7_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "MB52_8B_ID,Message Buffer 52 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "MB8_32B_ID_H,Message Buffer 8 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "MB13_16B_WORD2_H,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "MB4_64B_WORD8_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "MB52_8B_WORD0,Message Buffer 52 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "MB8_32B_WORD0_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "WORD052,Message Buffer 52 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "MB13_16B_WORD3_H,Message Buffer 13 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "MB4_64B_WORD9_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "MB52_8B_WORD1,Message Buffer 52 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "MB8_32B_WORD1_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "WORD152,Message Buffer 52 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "CS53,Message Buffer 53 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "MB14_16B_CS_H,Message Buffer 14 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "MB4_64B_WORD10_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "MB53_8B_CS,Message Buffer 53 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "MB8_32B_WORD2_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "ID53,Message Buffer 53 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "MB14_16B_ID_H,Message Buffer 14 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "MB4_64B_WORD11_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "MB53_8B_ID,Message Buffer 53 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "MB8_32B_WORD3_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "MB14_16B_WORD0_H,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "MB4_64B_WORD12_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "MB53_8B_WORD0,Message Buffer 53 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "MB8_32B_WORD4_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "WORD053,Message Buffer 53 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "MB14_16B_WORD1_H,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "MB4_64B_WORD13_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "MB53_8B_WORD1,Message Buffer 53 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "MB8_32B_WORD5_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "WORD153,Message Buffer 53 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "CS54,Message Buffer 54 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "MB14_16B_WORD2_H,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "MB4_64B_WORD14_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "MB54_8B_CS,Message Buffer 54 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "MB8_32B_WORD6_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "ID54,Message Buffer 54 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "MB14_16B_WORD3_H,Message Buffer 14 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "MB4_64B_WORD15_H,Message Buffer 4 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "MB54_8B_ID,Message Buffer 54 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "MB8_32B_WORD7_H,Message Buffer 8 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "MB15_16B_CS_H,Message Buffer 15 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "MB54_8B_WORD0,Message Buffer 54 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "MB5_64B_CS_H,Message Buffer 5 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "MB9_32B_CS_H,Message Buffer 9 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "WORD054,Message Buffer 54 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "MB15_16B_ID_H,Message Buffer 15 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "MB54_8B_WORD1,Message Buffer 54 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "MB5_64B_ID_H,Message Buffer 5 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "MB9_32B_ID_H,Message Buffer 9 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "WORD154,Message Buffer 54 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "CS55,Message Buffer 55 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "MB15_16B_WORD0_H,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "MB55_8B_CS,Message Buffer 55 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "MB5_64B_WORD0_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "MB9_32B_WORD0_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "ID55,Message Buffer 55 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "MB15_16B_WORD1_H,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "MB55_8B_ID,Message Buffer 55 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "MB5_64B_WORD1_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "MB9_32B_WORD1_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "MB15_16B_WORD2_H,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "MB55_8B_WORD0,Message Buffer 55 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "MB5_64B_WORD2_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "MB9_32B_WORD2_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "WORD055,Message Buffer 55 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "MB15_16B_WORD3_H,Message Buffer 15 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "MB55_8B_WORD1,Message Buffer 55 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "MB5_64B_WORD3_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "MB9_32B_WORD3_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "WORD155,Message Buffer 55 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "CS56,Message Buffer 56 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "MB16_16B_CS_H,Message Buffer 16 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "MB56_8B_CS,Message Buffer 56 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "MB5_64B_WORD4_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "MB9_32B_WORD4_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "ID56,Message Buffer 56 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "MB16_16B_ID_H,Message Buffer 16 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "MB56_8B_ID,Message Buffer 56 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "MB5_64B_WORD5_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "MB9_32B_WORD5_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "MB16_16B_WORD0_H,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "MB56_8B_WORD0,Message Buffer 56 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "MB5_64B_WORD6_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "MB9_32B_WORD6_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "WORD056,Message Buffer 56 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "MB16_16B_WORD1_H,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "MB56_8B_WORD1,Message Buffer 56 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "MB5_64B_WORD7_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "MB9_32B_WORD7_H,Message Buffer 9 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "WORD156,Message Buffer 56 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "CS57,Message Buffer 57 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "MB10_32B_CS_H,Message Buffer 10 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "MB16_16B_WORD2_H,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "MB57_8B_CS,Message Buffer 57 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "MB5_64B_WORD8_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "ID57,Message Buffer 57 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "MB10_32B_ID_H,Message Buffer 10 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "MB16_16B_WORD3_H,Message Buffer 16 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "MB57_8B_ID,Message Buffer 57 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "MB5_64B_WORD9_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "MB10_32B_WORD0_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "MB17_16B_CS_H,Message Buffer 17 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "MB57_8B_WORD0,Message Buffer 57 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "MB5_64B_WORD10_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "WORD057,Message Buffer 57 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "MB10_32B_WORD1_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "MB17_16B_ID_H,Message Buffer 17 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "MB57_8B_WORD1,Message Buffer 57 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "MB5_64B_WORD11_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "WORD157,Message Buffer 57 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "CS58,Message Buffer 58 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "MB10_32B_WORD2_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "MB17_16B_WORD0_H,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "MB58_8B_CS,Message Buffer 58 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "MB5_64B_WORD12_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "ID58,Message Buffer 58 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "MB10_32B_WORD3_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "MB17_16B_WORD1_H,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "MB58_8B_ID,Message Buffer 58 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "MB5_64B_WORD13_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "MB10_32B_WORD4_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "MB17_16B_WORD2_H,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "MB58_8B_WORD0,Message Buffer 58 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "MB5_64B_WORD14_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "WORD058,Message Buffer 58 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "MB10_32B_WORD5_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "MB17_16B_WORD3_H,Message Buffer 17 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "MB58_8B_WORD1,Message Buffer 58 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "MB5_64B_WORD15_H,Message Buffer 5 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "WORD158,Message Buffer 58 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "CS59,Message Buffer 59 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "MB10_32B_WORD6_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "MB18_16B_CS_H,Message Buffer 18 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "MB59_8B_CS,Message Buffer 59 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "MB6_64B_CS_H,Message Buffer 6 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "ID59,Message Buffer 59 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "MB10_32B_WORD7_H,Message Buffer 10 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "MB18_16B_ID_H,Message Buffer 18 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "MB59_8B_ID,Message Buffer 59 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "MB6_64B_ID_H,Message Buffer 6 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "MB11_32B_CS_H,Message Buffer 11 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "MB18_16B_WORD0_H,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "MB59_8B_WORD0,Message Buffer 59 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "MB6_64B_WORD0_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "WORD059,Message Buffer 59 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "MB11_32B_ID_H,Message Buffer 11 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "MB18_16B_WORD1_H,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "MB59_8B_WORD1,Message Buffer 59 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "MB6_64B_WORD1_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "WORD159,Message Buffer 59 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "CS60,Message Buffer 60 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "MB11_32B_WORD0_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "MB18_16B_WORD2_H,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "MB60_8B_CS,Message Buffer 60 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "MB6_64B_WORD2_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "ID60,Message Buffer 60 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "MB11_32B_WORD1_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "MB18_16B_WORD3_H,Message Buffer 18 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "MB60_8B_ID,Message Buffer 60 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "MB6_64B_WORD3_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "MB11_32B_WORD2_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "MB19_16B_CS_H,Message Buffer 19 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "MB60_8B_WORD0,Message Buffer 60 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "MB6_64B_WORD4_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "WORD060,Message Buffer 60 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "MB11_32B_WORD3_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "MB19_16B_ID_H,Message Buffer 19 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "MB60_8B_WORD1,Message Buffer 60 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "MB6_64B_WORD5_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "WORD160,Message Buffer 60 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "CS61,Message Buffer 61 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "MB11_32B_WORD4_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_16,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_17,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_18,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_19,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "MB19_16B_WORD0_H,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "MB61_8B_CS,Message Buffer 61 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "MB6_64B_WORD6_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "ID61,Message Buffer 61 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "MB11_32B_WORD5_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_20,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_21,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_22,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_23,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "MB19_16B_WORD1_H,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "MB61_8B_ID,Message Buffer 61 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "MB6_64B_WORD7_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "MB11_32B_WORD6_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_24,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_25,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_26,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_27,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "MB19_16B_WORD2_H,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "MB61_8B_WORD0,Message Buffer 61 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "MB6_64B_WORD8_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_32,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_33,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_34,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_35,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "WORD061,Message Buffer 61 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "MB11_32B_WORD7_H,Message Buffer 11 WORD_32B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_28,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_29,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_30,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_31,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "MB19_16B_WORD3_H,Message Buffer 19 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "MB61_8B_WORD1,Message Buffer 61 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "MB6_64B_WORD9_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_36,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_37,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_38,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_39,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "WORD161,Message Buffer 61 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "CS62,Message Buffer 62 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "MB20_16B_CS_H,Message Buffer 20 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "MB62_8B_CS,Message Buffer 62 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "MB6_64B_WORD10_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_40,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_41,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_42,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_43,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "ID62,Message Buffer 62 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "MB20_16B_ID_H,Message Buffer 20 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "MB62_8B_ID,Message Buffer 62 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "MB6_64B_WORD11_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_44,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_45,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_46,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_47,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "MB20_16B_WORD0_H,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "MB62_8B_WORD0,Message Buffer 62 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "MB6_64B_WORD12_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_48,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_49,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_50,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_51,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "WORD062,Message Buffer 62 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "MB20_16B_WORD1_H,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "MB62_8B_WORD1,Message Buffer 62 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "MB6_64B_WORD13_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_52,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_53,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_54,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_55,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "WORD162,Message Buffer 62 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "CS63,Message Buffer 63 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "MB20_16B_WORD2_H,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_8,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_9,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_10,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_11,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "MB63_8B_CS,Message Buffer 63 CS Register"
|
|
bitfld.long 0x00 31. "EDL,Extended Data Length" "0,1"
|
|
bitfld.long 0x00 30. "BRS,Bit Rate Switch" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "ESI,Error State Indicator" "0,1"
|
|
bitfld.long 0x00 24.--27. "CODE,Message Buffer Code" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 22. "SRR,Substitute Remote Request" "0,1"
|
|
bitfld.long 0x00 21. "IDE,ID Extended" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "RTR,Remote Transmission Request" "0,1"
|
|
bitfld.long 0x00 16.--19. "DLC,Length of the data to be stored/transmitted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TIME_STAMP,Free-Running Counter Time stamp"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "MB6_64B_WORD14_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_56,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_57,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_58,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_59,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "ID63,Message Buffer 63 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "MB20_16B_WORD3_H,Message Buffer 20 WORD_16B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_12,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_13,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_14,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_15,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "MB63_8B_ID,Message Buffer 63 ID Register"
|
|
bitfld.long 0x00 29.--31. "PRIO,Local priority" "0,1,2,3,4,5,6,7"
|
|
hexmask.long.word 0x00 18.--28. 1. "STD,Contains standard/extended (HIGH word) identifier of message buffer"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "EXT,Contains extended (LOW word) identifier of message buffer"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "MB6_64B_WORD15_H,Message Buffer 6 WORD_64B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_60,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_61,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_62,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_63,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x478++0x03
|
|
line.long 0x00 "MB63_8B_WORD0,Message Buffer 63 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x478++0x03
|
|
line.long 0x00 "WORD063,Message Buffer 63 WORD0 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_0,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_1,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_2,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_3,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x47C++0x03
|
|
line.long 0x00 "MB63_8B_WORD1,Message Buffer 63 WORD_8B Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
group.long 0x47C++0x03
|
|
line.long 0x00 "WORD163,Message Buffer 63 WORD1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DATA_BYTE_4,Data byte 3 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DATA_BYTE_5,Data byte 2 of Rx/Tx frame"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DATA_BYTE_6,Data byte 1 of Rx/Tx frame"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA_BYTE_7,Data byte 0 of Rx/Tx frame"
|
|
repeat 64. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x880)++0x03
|
|
line.long 0x00 "RXIMR[$1],Rx Individual Mask registers $1"
|
|
hexmask.long 0x00 0.--31. 1. "MI,Individual Mask Bits"
|
|
repeat.end
|
|
group.long 0xAE0++0x03
|
|
line.long 0x00 "MECR,Memory Error Control register"
|
|
bitfld.long 0x00 31. "ECRWRDIS,Error Configuration Register Write Disable" "0: Write is enabled,1: Write is disabled"
|
|
bitfld.long 0x00 19. "HANCEI_MSK,Host Access With Non-Correctable Errors Interrupt Mask" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "FANCEI_MSK,FlexCAN Access With Non-Correctable Errors Interrupt Mask" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 16. "CEI_MSK,Correctable Errors Interrupt Mask" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 15. "HAERRIE,Host Access Error Injection Enable" "0: Injection is disabled,1: Injection is enabled"
|
|
bitfld.long 0x00 14. "FAERRIE,FlexCAN Access Error Injection Enable" "0: Injection is disabled,1: Injection is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "EXTERRIE,Extended Error Injection Enable" "0: Error injection is applied only to the 32-bit..,1: Error injection is applied to the 64-bit word"
|
|
bitfld.long 0x00 9. "RERRDIS,Error Report Disable" "0: Enable updates of the error report registers,1: Disable updates of the error report registers"
|
|
newline
|
|
bitfld.long 0x00 8. "ECCDIS,Error Correction Disable" "0: Enable memory error correction,1: Disable memory error correction"
|
|
bitfld.long 0x00 7. "NCEFAFRZ,Non-Correctable Errors In FlexCAN Access Put Device In Freeze Mode" "0: Keep normal operation,1: Put FlexCAN in Freeze mode (see section.."
|
|
group.long 0xAE4++0x03
|
|
line.long 0x00 "ERRIAR,Error Injection Address register"
|
|
hexmask.long.word 0x00 2.--13. 1. "INJADDR_H,Error Injection Address High"
|
|
rbitfld.long 0x00 0.--1. "INJADDR_L,Error Injection Address Low" "0,1,2,3"
|
|
group.long 0xAE8++0x03
|
|
line.long 0x00 "ERRIDPR,Error Injection Data Pattern register"
|
|
hexmask.long 0x00 0.--31. 1. "DFLIP,Data flip pattern"
|
|
group.long 0xAEC++0x03
|
|
line.long 0x00 "ERRIPPR,Error Injection Parity Pattern register"
|
|
bitfld.long 0x00 24.--28. "PFLIP3,Parity Flip Pattern For Byte 3 (most significant)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 16.--20. "PFLIP2,Parity Flip Pattern For Byte 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "PFLIP1,Parity Flip Pattern For Byte 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 0.--4. "PFLIP0,Parity Flip Pattern For Byte 0 (Least Significant)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
rgroup.long 0xAF0++0x03
|
|
line.long 0x00 "RERRAR,Error Report Address register"
|
|
bitfld.long 0x00 24. "NCE,Non-Correctable Error" "0: Reporting a correctable error,1: Reporting a non-correctable error"
|
|
bitfld.long 0x00 16.--18. "SAID,SAID" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "ERRADDR,Address Where Error Detected"
|
|
rgroup.long 0xAF4++0x03
|
|
line.long 0x00 "RERRDR,Error Report Data register"
|
|
hexmask.long 0x00 0.--31. 1. "RDATA,Raw data word read from memory with error"
|
|
rgroup.long 0xAF8++0x03
|
|
line.long 0x00 "RERRSYNR,Error Report Syndrome register"
|
|
bitfld.long 0x00 31. "BE3,Byte Enabled For Byte 3 (most significant)" "0: The byte was not,1: The byte was"
|
|
bitfld.long 0x00 24.--28. "SYND3,Error Syndrome For Byte 3 (most significant)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 23. "BE2,Byte Enabled For Byte 2" "0: The byte was not,1: The byte was"
|
|
bitfld.long 0x00 16.--20. "SYND2,Error Syndrome For Byte 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 15. "BE1,Byte Enabled For Byte 1" "0: The byte was not,1: The byte was"
|
|
bitfld.long 0x00 8.--12. "SYND1,Error Syndrome for Byte 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 7. "BE0,Byte Enabled For Byte 0 (least significant)" "0: The byte was not,1: The byte was"
|
|
bitfld.long 0x00 0.--4. "SYND0,Error Syndrome For Byte 0 (least significant)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0xAFC++0x03
|
|
line.long 0x00 "ERRSR,Error Status register"
|
|
eventfld.long 0x00 19. "HANCEIF,Host Access With Non-Correctable Error Interrupt Flag" "0: No non-correctable errors were detected in..,1: A non-correctable error was detected in a.."
|
|
eventfld.long 0x00 18. "FANCEIF,FlexCAN Access With Non-Correctable Error Interrupt Flag" "0: No non-correctable errors were detected in..,1: A non-correctable error was detected in a.."
|
|
newline
|
|
eventfld.long 0x00 16. "CEIF,Correctable Error Interrupt Flag" "0: No correctable errors were detected so far,1: A correctable error was detected"
|
|
eventfld.long 0x00 3. "HANCEIOF,Host Access With Non-Correctable Error Interrupt Overrun Flag" "0: No overrun on non-correctable errors in host..,1: Overrun on non-correctable errors in host.."
|
|
newline
|
|
eventfld.long 0x00 2. "FANCEIOF,FlexCAN Access With Non-Correctable Error Interrupt Overrun Flag" "0: No overrun on non-correctable errors in..,1: Overrun on non-correctable errors in FlexCAN.."
|
|
eventfld.long 0x00 0. "CEIOF,Correctable Error Interrupt Overrun Flag" "0: No overrun on correctable errors,1: Overrun on correctable errors"
|
|
group.long 0xC00++0x03
|
|
line.long 0x00 "FDCTRL,CAN FD Control register"
|
|
bitfld.long 0x00 31. "FDRATE,Bit Rate Switch Enable" "0: Transmit a frame in nominal rate,1: Transmit a frame with bit rate switching if.."
|
|
bitfld.long 0x00 19.--20. "MBDSR1,Message Buffer Data Size for Region 1" "0: Selects 8 bytes per message buffer,1: Selects 16 bytes per message buffer,2: Selects 32 bytes per message buffer,3: Selects 64 bytes per message buffer"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "MBDSR0,Message Buffer Data Size for Region 0" "0: Selects 8 bytes per message buffer,1: Selects 16 bytes per message buffer,2: Selects 32 bytes per message buffer,3: Selects 64 bytes per message buffer"
|
|
bitfld.long 0x00 15. "TDCEN,Transceiver Delay Compensation Enable" "0: TDC is disabled,1: TDC is enabled"
|
|
newline
|
|
eventfld.long 0x00 14. "TDCFAIL,Transceiver Delay Compensation Fail" "0: Measured loop delay is in range,1: Measured loop delay is out of range"
|
|
bitfld.long 0x00 8.--12. "TDCOFF,Transceiver Delay Compensation Offset" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
rbitfld.long 0x00 0.--5. "TDCVAL,Transceiver Delay Compensation Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0xC04++0x03
|
|
line.long 0x00 "FDCBT,CAN FD Bit Timing register"
|
|
hexmask.long.word 0x00 20.--29. 1. "FPRESDIV,Fast Prescaler Division Factor"
|
|
bitfld.long 0x00 16.--18. "FRJW,Fast Resync Jump Width" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 10.--14. "FPROPSEG,Fast Propagation Segment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 5.--7. "FPSEG1,Fast Phase Segment 1" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "FPSEG2,Fast Phase Segment 2" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0xC08++0x03
|
|
line.long 0x00 "FDCRC,CAN FD CRC register"
|
|
hexmask.long.byte 0x00 24.--30. 1. "FD_MBCRC,CRC Mailbox Number for FD_TXCRC"
|
|
hexmask.long.tbyte 0x00 0.--20. 1. "FD_TXCRC,Extended Transmitted CRC value"
|
|
tree.end
|
|
repeat.end
|
|
tree "CAN_WRAPPER (FlexCAN wrapper)"
|
|
tree "CAN1_WRAPPER"
|
|
base ad:0x400C4000
|
|
group.long 0x9E0++0x03
|
|
line.long 0x00 "GFWR,Glitch Filter Width Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "GFWR,Glitch Filter Width"
|
|
tree.end
|
|
tree "CAN2_WRAPPER"
|
|
base ad:0x400C8000
|
|
group.long 0x9E0++0x03
|
|
line.long 0x00 "GFWR,Glitch Filter Width Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "GFWR,Glitch Filter Width"
|
|
tree.end
|
|
tree "CAN3_WRAPPER"
|
|
base ad:0x40C3C000
|
|
group.long 0x9E0++0x03
|
|
line.long 0x00 "GFWR,Glitch Filter Width Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "GFWR,Glitch Filter Width"
|
|
tree.end
|
|
tree.end
|
|
tree.end
|
|
tree "CCM (Clock Controller Module)"
|
|
tree "CCM"
|
|
base ad:0x40CC0000
|
|
group.long 0x4000++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_CONTROL,Clock group control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Clock is running,1: Turn off clock"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x4004++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_CONTROL_SET,Clock group control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x4008++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_CONTROL_CLR,Clock group control"
|
|
eventfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
eventfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x400C++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_CONTROL_TOG,Clock group control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x4020++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_STATUS0,Clock group working status"
|
|
rbitfld.long 0x00 31. "CHANGING,Internal updating in clock group" "0: Clock root is not updating currently,1: Clock root logic is updating currently"
|
|
newline
|
|
rbitfld.long 0x00 30. "UPDATE_REVERSE,Internal status synchronization from clock generation logic" "0: Synchronization not in process,1: Synchronization in process"
|
|
newline
|
|
rbitfld.long 0x00 29. "UPDATE_FORWARD,Internal status synchronization to clock generation logic" "0: Synchronization not in process,1: Synchronization in process"
|
|
newline
|
|
rbitfld.long 0x00 28. "SLICE_BUSY,Internal updating in generation logic" "0: Clock generation logic is not busy,1: Clock generation logic is applying the new.."
|
|
newline
|
|
rbitfld.long 0x00 27. "POWERDOWN,Current clock root POWERDOWN setting" "0: Clock root is running,1: Clock root is Powered Down"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Clock is running,1: Turn off clock"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock divider"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x4024++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_STATUS1,Clock group low power/extend status"
|
|
bitfld.long 0x00 27. "UP_DONE,Clock frequency increase complete" "0: Handshake signal with GPC status indicating..,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 26. "UP_REQUEST,Clock frequency increase request" "0: No handshake signal is not requested,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 25. "DOWN_DONE,Clock frequency decrease complete" "0: Handshake signal with GPC status indicating..,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 24. "DOWN_REQUEST,Clock frequency decrease request" "0: No handshake signal is not requested,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x402C++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_CONFIG,Clock group configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x4030++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_AUTHEN,Clock group access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4034++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_AUTHEN_SET,Clock group access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4038++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_AUTHEN_CLR,Clock group access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x403C++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_AUTHEN_TOG,Clock group access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x4040)++0x03
|
|
line.long 0x00 "CLOCK_GROUP0_SETPOINT$1,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Clock is running,1: Turn off clock"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider" "0: Direct output,1: Divide by 2,2: Divide by 3,3: Divide by 4,?,?,?,?,?,?,?,?,?,?,?,15: Divide by 16"
|
|
repeat.end
|
|
group.long 0x4080++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_CONTROL,Clock group control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Clock is running,1: Turn off clock"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x4084++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_CONTROL_SET,Clock group control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x4088++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_CONTROL_CLR,Clock group control"
|
|
eventfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
eventfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x408C++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_CONTROL_TOG,Clock group control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x40A0++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_STATUS0,Clock group working status"
|
|
rbitfld.long 0x00 31. "CHANGING,Internal updating in clock group" "0: Clock root is not updating currently,1: Clock root logic is updating currently"
|
|
newline
|
|
rbitfld.long 0x00 30. "UPDATE_REVERSE,Internal status synchronization from clock generation logic" "0: Synchronization not in process,1: Synchronization in process"
|
|
newline
|
|
rbitfld.long 0x00 29. "UPDATE_FORWARD,Internal status synchronization to clock generation logic" "0: Synchronization not in process,1: Synchronization in process"
|
|
newline
|
|
rbitfld.long 0x00 28. "SLICE_BUSY,Internal updating in generation logic" "0: Clock generation logic is not busy,1: Clock generation logic is applying the new.."
|
|
newline
|
|
rbitfld.long 0x00 27. "POWERDOWN,Current clock root POWERDOWN setting" "0: Clock root is running,1: Clock root is Powered Down"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Clock is running,1: Turn off clock"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock divider"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x40A4++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_STATUS1,Clock group low power/extend status"
|
|
bitfld.long 0x00 27. "UP_DONE,Clock frequency increase complete" "0: Handshake signal with GPC status indicating..,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 26. "UP_REQUEST,Clock frequency increase request" "0: No handshake signal is not requested,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 25. "DOWN_DONE,Clock frequency decrease complete" "0: Handshake signal with GPC status indicating..,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 24. "DOWN_REQUEST,Clock frequency decrease request" "0: No handshake signal is not requested,1: Handshake signal with GPC status indicating.."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x40AC++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_CONFIG,Clock group configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x40B0++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_AUTHEN,Clock group access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x40B4++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_AUTHEN_SET,Clock group access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x40B8++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_AUTHEN_CLR,Clock group access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x40BC++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_AUTHEN_TOG,Clock group access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x40C0)++0x03
|
|
line.long 0x00 "CLOCK_GROUP1_SETPOINT$1,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Clock is running,1: Turn off clock"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "RSTDIV,Clock group global restart count"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DIV0,Clock divider" "0: Direct output,1: Divide by 2,2: Divide by 3,3: Divide by 4,?,?,?,?,?,?,?,?,?,?,?,15: Divide by 16"
|
|
repeat.end
|
|
group.long 0x4C20++0x03
|
|
line.long 0x00 "GPR_PRIVATE1,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C24++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C28++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C2C++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C30++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4C34++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C38++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C3C++0x03
|
|
line.long 0x00 "GPR_PRIVATE1_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C40++0x03
|
|
line.long 0x00 "GPR_PRIVATE2,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C44++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C48++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C4C++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C50++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4C54++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C58++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C5C++0x03
|
|
line.long 0x00 "GPR_PRIVATE2_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C60++0x03
|
|
line.long 0x00 "GPR_PRIVATE3,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C64++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C68++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C6C++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C70++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4C74++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C78++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C7C++0x03
|
|
line.long 0x00 "GPR_PRIVATE3_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C80++0x03
|
|
line.long 0x00 "GPR_PRIVATE4,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C84++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C88++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C8C++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4C90++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4C94++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C98++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4C9C++0x03
|
|
line.long 0x00 "GPR_PRIVATE4_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CA0++0x03
|
|
line.long 0x00 "GPR_PRIVATE5,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CA4++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CA8++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CAC++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CB0++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4CB4++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CB8++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CBC++0x03
|
|
line.long 0x00 "GPR_PRIVATE5_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CC0++0x03
|
|
line.long 0x00 "GPR_PRIVATE6,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CC4++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CC8++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CCC++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CD0++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4CD4++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CD8++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CDC++0x03
|
|
line.long 0x00 "GPR_PRIVATE6_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CE0++0x03
|
|
line.long 0x00 "GPR_PRIVATE7,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CE4++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CE8++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CEC++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long 0x4CF0++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long 0x4CF4++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CF8++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x4CFC++0x03
|
|
line.long 0x00 "GPR_PRIVATE7_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by Domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long 0x6000++0x03
|
|
line.long 0x00 "LPCG0_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6004++0x03
|
|
line.long 0x00 "LPCG0_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6010++0x03
|
|
line.long 0x00 "LPCG0_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6014++0x03
|
|
line.long 0x00 "LPCG0_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6018++0x03
|
|
line.long 0x00 "LPCG0_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x601C++0x03
|
|
line.long 0x00 "LPCG0_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6020++0x03
|
|
line.long 0x00 "LPCG1_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6024++0x03
|
|
line.long 0x00 "LPCG1_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6030++0x03
|
|
line.long 0x00 "LPCG1_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6034++0x03
|
|
line.long 0x00 "LPCG1_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6038++0x03
|
|
line.long 0x00 "LPCG1_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x603C++0x03
|
|
line.long 0x00 "LPCG1_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6040++0x03
|
|
line.long 0x00 "LPCG2_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6044++0x03
|
|
line.long 0x00 "LPCG2_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6048++0x03
|
|
line.long 0x00 "LPCG2_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6050++0x03
|
|
line.long 0x00 "LPCG2_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6054++0x03
|
|
line.long 0x00 "LPCG2_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6058++0x03
|
|
line.long 0x00 "LPCG2_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x605C++0x03
|
|
line.long 0x00 "LPCG2_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6060++0x03
|
|
line.long 0x00 "LPCG3_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6064++0x03
|
|
line.long 0x00 "LPCG3_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6068++0x03
|
|
line.long 0x00 "LPCG3_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6070++0x03
|
|
line.long 0x00 "LPCG3_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6074++0x03
|
|
line.long 0x00 "LPCG3_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6078++0x03
|
|
line.long 0x00 "LPCG3_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x607C++0x03
|
|
line.long 0x00 "LPCG3_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6080++0x03
|
|
line.long 0x00 "LPCG4_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6084++0x03
|
|
line.long 0x00 "LPCG4_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6088++0x03
|
|
line.long 0x00 "LPCG4_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6090++0x03
|
|
line.long 0x00 "LPCG4_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6094++0x03
|
|
line.long 0x00 "LPCG4_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6098++0x03
|
|
line.long 0x00 "LPCG4_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x609C++0x03
|
|
line.long 0x00 "LPCG4_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x60A0++0x03
|
|
line.long 0x00 "LPCG5_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x60A4++0x03
|
|
line.long 0x00 "LPCG5_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x60A8++0x03
|
|
line.long 0x00 "LPCG5_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x60B0++0x03
|
|
line.long 0x00 "LPCG5_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x60B4++0x03
|
|
line.long 0x00 "LPCG5_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x60B8++0x03
|
|
line.long 0x00 "LPCG5_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x60BC++0x03
|
|
line.long 0x00 "LPCG5_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x60C0++0x03
|
|
line.long 0x00 "LPCG6_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x60C4++0x03
|
|
line.long 0x00 "LPCG6_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x60C8++0x03
|
|
line.long 0x00 "LPCG6_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x60D0++0x03
|
|
line.long 0x00 "LPCG6_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x60D4++0x03
|
|
line.long 0x00 "LPCG6_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x60D8++0x03
|
|
line.long 0x00 "LPCG6_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x60DC++0x03
|
|
line.long 0x00 "LPCG6_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x60E0++0x03
|
|
line.long 0x00 "LPCG7_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x60E4++0x03
|
|
line.long 0x00 "LPCG7_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x60E8++0x03
|
|
line.long 0x00 "LPCG7_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x60F0++0x03
|
|
line.long 0x00 "LPCG7_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x60F4++0x03
|
|
line.long 0x00 "LPCG7_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x60F8++0x03
|
|
line.long 0x00 "LPCG7_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x60FC++0x03
|
|
line.long 0x00 "LPCG7_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6100++0x03
|
|
line.long 0x00 "LPCG8_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6104++0x03
|
|
line.long 0x00 "LPCG8_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6108++0x03
|
|
line.long 0x00 "LPCG8_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6110++0x03
|
|
line.long 0x00 "LPCG8_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6114++0x03
|
|
line.long 0x00 "LPCG8_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6118++0x03
|
|
line.long 0x00 "LPCG8_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x611C++0x03
|
|
line.long 0x00 "LPCG8_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6120++0x03
|
|
line.long 0x00 "LPCG9_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6124++0x03
|
|
line.long 0x00 "LPCG9_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6128++0x03
|
|
line.long 0x00 "LPCG9_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6130++0x03
|
|
line.long 0x00 "LPCG9_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6134++0x03
|
|
line.long 0x00 "LPCG9_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6138++0x03
|
|
line.long 0x00 "LPCG9_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x613C++0x03
|
|
line.long 0x00 "LPCG9_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6140++0x03
|
|
line.long 0x00 "LPCG10_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6144++0x03
|
|
line.long 0x00 "LPCG10_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6148++0x03
|
|
line.long 0x00 "LPCG10_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6150++0x03
|
|
line.long 0x00 "LPCG10_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6154++0x03
|
|
line.long 0x00 "LPCG10_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6158++0x03
|
|
line.long 0x00 "LPCG10_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x615C++0x03
|
|
line.long 0x00 "LPCG10_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6160++0x03
|
|
line.long 0x00 "LPCG11_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6164++0x03
|
|
line.long 0x00 "LPCG11_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6168++0x03
|
|
line.long 0x00 "LPCG11_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6170++0x03
|
|
line.long 0x00 "LPCG11_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6174++0x03
|
|
line.long 0x00 "LPCG11_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6178++0x03
|
|
line.long 0x00 "LPCG11_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x617C++0x03
|
|
line.long 0x00 "LPCG11_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6180++0x03
|
|
line.long 0x00 "LPCG12_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6184++0x03
|
|
line.long 0x00 "LPCG12_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6188++0x03
|
|
line.long 0x00 "LPCG12_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6190++0x03
|
|
line.long 0x00 "LPCG12_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6194++0x03
|
|
line.long 0x00 "LPCG12_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6198++0x03
|
|
line.long 0x00 "LPCG12_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x619C++0x03
|
|
line.long 0x00 "LPCG12_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x61A0++0x03
|
|
line.long 0x00 "LPCG13_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x61A4++0x03
|
|
line.long 0x00 "LPCG13_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x61B0++0x03
|
|
line.long 0x00 "LPCG13_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x61B4++0x03
|
|
line.long 0x00 "LPCG13_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x61B8++0x03
|
|
line.long 0x00 "LPCG13_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x61BC++0x03
|
|
line.long 0x00 "LPCG13_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x61C0++0x03
|
|
line.long 0x00 "LPCG14_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x61C4++0x03
|
|
line.long 0x00 "LPCG14_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x61C8++0x03
|
|
line.long 0x00 "LPCG14_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x61D0++0x03
|
|
line.long 0x00 "LPCG14_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x61D4++0x03
|
|
line.long 0x00 "LPCG14_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x61D8++0x03
|
|
line.long 0x00 "LPCG14_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x61DC++0x03
|
|
line.long 0x00 "LPCG14_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x61E0++0x03
|
|
line.long 0x00 "LPCG15_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x61E4++0x03
|
|
line.long 0x00 "LPCG15_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x61E8++0x03
|
|
line.long 0x00 "LPCG15_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x61F0++0x03
|
|
line.long 0x00 "LPCG15_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x61F4++0x03
|
|
line.long 0x00 "LPCG15_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x61F8++0x03
|
|
line.long 0x00 "LPCG15_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x61FC++0x03
|
|
line.long 0x00 "LPCG15_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6200++0x03
|
|
line.long 0x00 "LPCG16_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6204++0x03
|
|
line.long 0x00 "LPCG16_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6208++0x03
|
|
line.long 0x00 "LPCG16_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6210++0x03
|
|
line.long 0x00 "LPCG16_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6214++0x03
|
|
line.long 0x00 "LPCG16_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6218++0x03
|
|
line.long 0x00 "LPCG16_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x621C++0x03
|
|
line.long 0x00 "LPCG16_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6220++0x03
|
|
line.long 0x00 "LPCG17_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6224++0x03
|
|
line.long 0x00 "LPCG17_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6228++0x03
|
|
line.long 0x00 "LPCG17_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6230++0x03
|
|
line.long 0x00 "LPCG17_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6234++0x03
|
|
line.long 0x00 "LPCG17_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6238++0x03
|
|
line.long 0x00 "LPCG17_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x623C++0x03
|
|
line.long 0x00 "LPCG17_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6240++0x03
|
|
line.long 0x00 "LPCG18_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6244++0x03
|
|
line.long 0x00 "LPCG18_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6248++0x03
|
|
line.long 0x00 "LPCG18_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6250++0x03
|
|
line.long 0x00 "LPCG18_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6254++0x03
|
|
line.long 0x00 "LPCG18_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6258++0x03
|
|
line.long 0x00 "LPCG18_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x625C++0x03
|
|
line.long 0x00 "LPCG18_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6260++0x03
|
|
line.long 0x00 "LPCG19_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6264++0x03
|
|
line.long 0x00 "LPCG19_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6268++0x03
|
|
line.long 0x00 "LPCG19_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6270++0x03
|
|
line.long 0x00 "LPCG19_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6274++0x03
|
|
line.long 0x00 "LPCG19_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6278++0x03
|
|
line.long 0x00 "LPCG19_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x627C++0x03
|
|
line.long 0x00 "LPCG19_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6280++0x03
|
|
line.long 0x00 "LPCG20_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6284++0x03
|
|
line.long 0x00 "LPCG20_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6290++0x03
|
|
line.long 0x00 "LPCG20_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6294++0x03
|
|
line.long 0x00 "LPCG20_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6298++0x03
|
|
line.long 0x00 "LPCG20_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x629C++0x03
|
|
line.long 0x00 "LPCG20_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x62A0++0x03
|
|
line.long 0x00 "LPCG21_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x62A4++0x03
|
|
line.long 0x00 "LPCG21_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x62B0++0x03
|
|
line.long 0x00 "LPCG21_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x62B4++0x03
|
|
line.long 0x00 "LPCG21_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x62B8++0x03
|
|
line.long 0x00 "LPCG21_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x62BC++0x03
|
|
line.long 0x00 "LPCG21_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x62C0++0x03
|
|
line.long 0x00 "LPCG22_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x62C4++0x03
|
|
line.long 0x00 "LPCG22_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x62D0++0x03
|
|
line.long 0x00 "LPCG22_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x62D4++0x03
|
|
line.long 0x00 "LPCG22_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x62D8++0x03
|
|
line.long 0x00 "LPCG22_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x62DC++0x03
|
|
line.long 0x00 "LPCG22_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x62E0++0x03
|
|
line.long 0x00 "LPCG23_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x62E4++0x03
|
|
line.long 0x00 "LPCG23_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x62F0++0x03
|
|
line.long 0x00 "LPCG23_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x62F4++0x03
|
|
line.long 0x00 "LPCG23_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x62F8++0x03
|
|
line.long 0x00 "LPCG23_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x62FC++0x03
|
|
line.long 0x00 "LPCG23_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6300++0x03
|
|
line.long 0x00 "LPCG24_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6304++0x03
|
|
line.long 0x00 "LPCG24_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6308++0x03
|
|
line.long 0x00 "LPCG24_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6310++0x03
|
|
line.long 0x00 "LPCG24_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6314++0x03
|
|
line.long 0x00 "LPCG24_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6318++0x03
|
|
line.long 0x00 "LPCG24_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x631C++0x03
|
|
line.long 0x00 "LPCG24_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6320++0x03
|
|
line.long 0x00 "LPCG25_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6324++0x03
|
|
line.long 0x00 "LPCG25_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6328++0x03
|
|
line.long 0x00 "LPCG25_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6330++0x03
|
|
line.long 0x00 "LPCG25_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6334++0x03
|
|
line.long 0x00 "LPCG25_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6338++0x03
|
|
line.long 0x00 "LPCG25_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x633C++0x03
|
|
line.long 0x00 "LPCG25_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6340++0x03
|
|
line.long 0x00 "LPCG26_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6344++0x03
|
|
line.long 0x00 "LPCG26_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6348++0x03
|
|
line.long 0x00 "LPCG26_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6350++0x03
|
|
line.long 0x00 "LPCG26_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6354++0x03
|
|
line.long 0x00 "LPCG26_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6358++0x03
|
|
line.long 0x00 "LPCG26_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x635C++0x03
|
|
line.long 0x00 "LPCG26_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6360++0x03
|
|
line.long 0x00 "LPCG27_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6364++0x03
|
|
line.long 0x00 "LPCG27_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6368++0x03
|
|
line.long 0x00 "LPCG27_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6370++0x03
|
|
line.long 0x00 "LPCG27_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6374++0x03
|
|
line.long 0x00 "LPCG27_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6378++0x03
|
|
line.long 0x00 "LPCG27_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x637C++0x03
|
|
line.long 0x00 "LPCG27_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6380++0x03
|
|
line.long 0x00 "LPCG28_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6384++0x03
|
|
line.long 0x00 "LPCG28_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6388++0x03
|
|
line.long 0x00 "LPCG28_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6390++0x03
|
|
line.long 0x00 "LPCG28_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6394++0x03
|
|
line.long 0x00 "LPCG28_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6398++0x03
|
|
line.long 0x00 "LPCG28_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x639C++0x03
|
|
line.long 0x00 "LPCG28_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x63A0++0x03
|
|
line.long 0x00 "LPCG29_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x63A4++0x03
|
|
line.long 0x00 "LPCG29_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x63A8++0x03
|
|
line.long 0x00 "LPCG29_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x63B0++0x03
|
|
line.long 0x00 "LPCG29_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x63B4++0x03
|
|
line.long 0x00 "LPCG29_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x63B8++0x03
|
|
line.long 0x00 "LPCG29_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x63BC++0x03
|
|
line.long 0x00 "LPCG29_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x63C0++0x03
|
|
line.long 0x00 "LPCG30_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x63C4++0x03
|
|
line.long 0x00 "LPCG30_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x63C8++0x03
|
|
line.long 0x00 "LPCG30_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x63D0++0x03
|
|
line.long 0x00 "LPCG30_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x63D4++0x03
|
|
line.long 0x00 "LPCG30_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x63D8++0x03
|
|
line.long 0x00 "LPCG30_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x63DC++0x03
|
|
line.long 0x00 "LPCG30_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x63E0++0x03
|
|
line.long 0x00 "LPCG31_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x63E4++0x03
|
|
line.long 0x00 "LPCG31_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x63E8++0x03
|
|
line.long 0x00 "LPCG31_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x63F0++0x03
|
|
line.long 0x00 "LPCG31_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x63F4++0x03
|
|
line.long 0x00 "LPCG31_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x63F8++0x03
|
|
line.long 0x00 "LPCG31_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x63FC++0x03
|
|
line.long 0x00 "LPCG31_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6400++0x03
|
|
line.long 0x00 "LPCG32_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6404++0x03
|
|
line.long 0x00 "LPCG32_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6408++0x03
|
|
line.long 0x00 "LPCG32_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6410++0x03
|
|
line.long 0x00 "LPCG32_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6414++0x03
|
|
line.long 0x00 "LPCG32_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6418++0x03
|
|
line.long 0x00 "LPCG32_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x641C++0x03
|
|
line.long 0x00 "LPCG32_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6420++0x03
|
|
line.long 0x00 "LPCG33_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6424++0x03
|
|
line.long 0x00 "LPCG33_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6428++0x03
|
|
line.long 0x00 "LPCG33_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6430++0x03
|
|
line.long 0x00 "LPCG33_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6434++0x03
|
|
line.long 0x00 "LPCG33_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6438++0x03
|
|
line.long 0x00 "LPCG33_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x643C++0x03
|
|
line.long 0x00 "LPCG33_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6440++0x03
|
|
line.long 0x00 "LPCG34_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6444++0x03
|
|
line.long 0x00 "LPCG34_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6448++0x03
|
|
line.long 0x00 "LPCG34_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6450++0x03
|
|
line.long 0x00 "LPCG34_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6454++0x03
|
|
line.long 0x00 "LPCG34_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6458++0x03
|
|
line.long 0x00 "LPCG34_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x645C++0x03
|
|
line.long 0x00 "LPCG34_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6460++0x03
|
|
line.long 0x00 "LPCG35_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6464++0x03
|
|
line.long 0x00 "LPCG35_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6468++0x03
|
|
line.long 0x00 "LPCG35_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6470++0x03
|
|
line.long 0x00 "LPCG35_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6474++0x03
|
|
line.long 0x00 "LPCG35_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6478++0x03
|
|
line.long 0x00 "LPCG35_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x647C++0x03
|
|
line.long 0x00 "LPCG35_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6480++0x03
|
|
line.long 0x00 "LPCG36_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6484++0x03
|
|
line.long 0x00 "LPCG36_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6488++0x03
|
|
line.long 0x00 "LPCG36_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6490++0x03
|
|
line.long 0x00 "LPCG36_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6494++0x03
|
|
line.long 0x00 "LPCG36_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6498++0x03
|
|
line.long 0x00 "LPCG36_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x649C++0x03
|
|
line.long 0x00 "LPCG36_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x64A0++0x03
|
|
line.long 0x00 "LPCG37_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x64A4++0x03
|
|
line.long 0x00 "LPCG37_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x64A8++0x03
|
|
line.long 0x00 "LPCG37_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x64B0++0x03
|
|
line.long 0x00 "LPCG37_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x64B4++0x03
|
|
line.long 0x00 "LPCG37_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x64B8++0x03
|
|
line.long 0x00 "LPCG37_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x64BC++0x03
|
|
line.long 0x00 "LPCG37_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x64C0++0x03
|
|
line.long 0x00 "LPCG38_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x64C4++0x03
|
|
line.long 0x00 "LPCG38_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x64C8++0x03
|
|
line.long 0x00 "LPCG38_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x64D0++0x03
|
|
line.long 0x00 "LPCG38_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x64D4++0x03
|
|
line.long 0x00 "LPCG38_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x64D8++0x03
|
|
line.long 0x00 "LPCG38_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x64DC++0x03
|
|
line.long 0x00 "LPCG38_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x64E0++0x03
|
|
line.long 0x00 "LPCG39_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x64E4++0x03
|
|
line.long 0x00 "LPCG39_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x64E8++0x03
|
|
line.long 0x00 "LPCG39_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x64F0++0x03
|
|
line.long 0x00 "LPCG39_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x64F4++0x03
|
|
line.long 0x00 "LPCG39_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x64F8++0x03
|
|
line.long 0x00 "LPCG39_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x64FC++0x03
|
|
line.long 0x00 "LPCG39_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6500++0x03
|
|
line.long 0x00 "LPCG40_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6504++0x03
|
|
line.long 0x00 "LPCG40_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6508++0x03
|
|
line.long 0x00 "LPCG40_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6510++0x03
|
|
line.long 0x00 "LPCG40_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6514++0x03
|
|
line.long 0x00 "LPCG40_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6518++0x03
|
|
line.long 0x00 "LPCG40_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x651C++0x03
|
|
line.long 0x00 "LPCG40_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6520++0x03
|
|
line.long 0x00 "LPCG41_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6524++0x03
|
|
line.long 0x00 "LPCG41_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6530++0x03
|
|
line.long 0x00 "LPCG41_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6534++0x03
|
|
line.long 0x00 "LPCG41_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6538++0x03
|
|
line.long 0x00 "LPCG41_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x653C++0x03
|
|
line.long 0x00 "LPCG41_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6540++0x03
|
|
line.long 0x00 "LPCG42_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6544++0x03
|
|
line.long 0x00 "LPCG42_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6550++0x03
|
|
line.long 0x00 "LPCG42_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6554++0x03
|
|
line.long 0x00 "LPCG42_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6558++0x03
|
|
line.long 0x00 "LPCG42_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x655C++0x03
|
|
line.long 0x00 "LPCG42_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6560++0x03
|
|
line.long 0x00 "LPCG43_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6564++0x03
|
|
line.long 0x00 "LPCG43_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6568++0x03
|
|
line.long 0x00 "LPCG43_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6570++0x03
|
|
line.long 0x00 "LPCG43_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6574++0x03
|
|
line.long 0x00 "LPCG43_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6578++0x03
|
|
line.long 0x00 "LPCG43_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x657C++0x03
|
|
line.long 0x00 "LPCG43_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6580++0x03
|
|
line.long 0x00 "LPCG44_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6584++0x03
|
|
line.long 0x00 "LPCG44_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6588++0x03
|
|
line.long 0x00 "LPCG44_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6590++0x03
|
|
line.long 0x00 "LPCG44_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6594++0x03
|
|
line.long 0x00 "LPCG44_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6598++0x03
|
|
line.long 0x00 "LPCG44_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x659C++0x03
|
|
line.long 0x00 "LPCG44_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x65A0++0x03
|
|
line.long 0x00 "LPCG45_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x65A4++0x03
|
|
line.long 0x00 "LPCG45_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x65A8++0x03
|
|
line.long 0x00 "LPCG45_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x65B0++0x03
|
|
line.long 0x00 "LPCG45_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x65B4++0x03
|
|
line.long 0x00 "LPCG45_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x65B8++0x03
|
|
line.long 0x00 "LPCG45_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x65BC++0x03
|
|
line.long 0x00 "LPCG45_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x65C0++0x03
|
|
line.long 0x00 "LPCG46_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x65C4++0x03
|
|
line.long 0x00 "LPCG46_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x65C8++0x03
|
|
line.long 0x00 "LPCG46_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x65D0++0x03
|
|
line.long 0x00 "LPCG46_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x65D4++0x03
|
|
line.long 0x00 "LPCG46_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x65D8++0x03
|
|
line.long 0x00 "LPCG46_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x65DC++0x03
|
|
line.long 0x00 "LPCG46_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x65E0++0x03
|
|
line.long 0x00 "LPCG47_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x65E4++0x03
|
|
line.long 0x00 "LPCG47_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x65E8++0x03
|
|
line.long 0x00 "LPCG47_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x65F0++0x03
|
|
line.long 0x00 "LPCG47_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x65F4++0x03
|
|
line.long 0x00 "LPCG47_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x65F8++0x03
|
|
line.long 0x00 "LPCG47_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x65FC++0x03
|
|
line.long 0x00 "LPCG47_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6600++0x03
|
|
line.long 0x00 "LPCG48_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6604++0x03
|
|
line.long 0x00 "LPCG48_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long 0x6608++0x03
|
|
line.long 0x00 "LPCG48_SETPOINT,LPCG Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoints"
|
|
rgroup.long 0x6610++0x03
|
|
line.long 0x00 "LPCG48_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6614++0x03
|
|
line.long 0x00 "LPCG48_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6618++0x03
|
|
line.long 0x00 "LPCG48_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x661C++0x03
|
|
line.long 0x00 "LPCG48_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6620++0x03
|
|
line.long 0x00 "LPCG49_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6624++0x03
|
|
line.long 0x00 "LPCG49_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6630++0x03
|
|
line.long 0x00 "LPCG49_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6634++0x03
|
|
line.long 0x00 "LPCG49_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6638++0x03
|
|
line.long 0x00 "LPCG49_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x663C++0x03
|
|
line.long 0x00 "LPCG49_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6640++0x03
|
|
line.long 0x00 "LPCG50_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6644++0x03
|
|
line.long 0x00 "LPCG50_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6650++0x03
|
|
line.long 0x00 "LPCG50_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6654++0x03
|
|
line.long 0x00 "LPCG50_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6658++0x03
|
|
line.long 0x00 "LPCG50_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x665C++0x03
|
|
line.long 0x00 "LPCG50_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6660++0x03
|
|
line.long 0x00 "LPCG51_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6664++0x03
|
|
line.long 0x00 "LPCG51_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6670++0x03
|
|
line.long 0x00 "LPCG51_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6674++0x03
|
|
line.long 0x00 "LPCG51_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6678++0x03
|
|
line.long 0x00 "LPCG51_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x667C++0x03
|
|
line.long 0x00 "LPCG51_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6680++0x03
|
|
line.long 0x00 "LPCG52_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6684++0x03
|
|
line.long 0x00 "LPCG52_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6690++0x03
|
|
line.long 0x00 "LPCG52_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6694++0x03
|
|
line.long 0x00 "LPCG52_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6698++0x03
|
|
line.long 0x00 "LPCG52_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x669C++0x03
|
|
line.long 0x00 "LPCG52_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x66A0++0x03
|
|
line.long 0x00 "LPCG53_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x66A4++0x03
|
|
line.long 0x00 "LPCG53_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x66B0++0x03
|
|
line.long 0x00 "LPCG53_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x66B4++0x03
|
|
line.long 0x00 "LPCG53_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x66B8++0x03
|
|
line.long 0x00 "LPCG53_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x66BC++0x03
|
|
line.long 0x00 "LPCG53_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x66C0++0x03
|
|
line.long 0x00 "LPCG54_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x66C4++0x03
|
|
line.long 0x00 "LPCG54_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x66D0++0x03
|
|
line.long 0x00 "LPCG54_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x66D4++0x03
|
|
line.long 0x00 "LPCG54_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x66D8++0x03
|
|
line.long 0x00 "LPCG54_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x66DC++0x03
|
|
line.long 0x00 "LPCG54_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x66E0++0x03
|
|
line.long 0x00 "LPCG55_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x66E4++0x03
|
|
line.long 0x00 "LPCG55_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x66F0++0x03
|
|
line.long 0x00 "LPCG55_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x66F4++0x03
|
|
line.long 0x00 "LPCG55_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x66F8++0x03
|
|
line.long 0x00 "LPCG55_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x66FC++0x03
|
|
line.long 0x00 "LPCG55_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6700++0x03
|
|
line.long 0x00 "LPCG56_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6704++0x03
|
|
line.long 0x00 "LPCG56_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6710++0x03
|
|
line.long 0x00 "LPCG56_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6714++0x03
|
|
line.long 0x00 "LPCG56_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6718++0x03
|
|
line.long 0x00 "LPCG56_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x671C++0x03
|
|
line.long 0x00 "LPCG56_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6720++0x03
|
|
line.long 0x00 "LPCG57_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6724++0x03
|
|
line.long 0x00 "LPCG57_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6730++0x03
|
|
line.long 0x00 "LPCG57_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6734++0x03
|
|
line.long 0x00 "LPCG57_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6738++0x03
|
|
line.long 0x00 "LPCG57_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x673C++0x03
|
|
line.long 0x00 "LPCG57_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6740++0x03
|
|
line.long 0x00 "LPCG58_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6744++0x03
|
|
line.long 0x00 "LPCG58_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6750++0x03
|
|
line.long 0x00 "LPCG58_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6754++0x03
|
|
line.long 0x00 "LPCG58_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6758++0x03
|
|
line.long 0x00 "LPCG58_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x675C++0x03
|
|
line.long 0x00 "LPCG58_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6760++0x03
|
|
line.long 0x00 "LPCG59_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6764++0x03
|
|
line.long 0x00 "LPCG59_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6770++0x03
|
|
line.long 0x00 "LPCG59_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6774++0x03
|
|
line.long 0x00 "LPCG59_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6778++0x03
|
|
line.long 0x00 "LPCG59_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x677C++0x03
|
|
line.long 0x00 "LPCG59_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6780++0x03
|
|
line.long 0x00 "LPCG60_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6784++0x03
|
|
line.long 0x00 "LPCG60_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6790++0x03
|
|
line.long 0x00 "LPCG60_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6794++0x03
|
|
line.long 0x00 "LPCG60_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6798++0x03
|
|
line.long 0x00 "LPCG60_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x679C++0x03
|
|
line.long 0x00 "LPCG60_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x67A0++0x03
|
|
line.long 0x00 "LPCG61_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x67A4++0x03
|
|
line.long 0x00 "LPCG61_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x67B0++0x03
|
|
line.long 0x00 "LPCG61_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x67B4++0x03
|
|
line.long 0x00 "LPCG61_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x67B8++0x03
|
|
line.long 0x00 "LPCG61_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x67BC++0x03
|
|
line.long 0x00 "LPCG61_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x67C0++0x03
|
|
line.long 0x00 "LPCG62_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x67C4++0x03
|
|
line.long 0x00 "LPCG62_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x67D0++0x03
|
|
line.long 0x00 "LPCG62_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x67D4++0x03
|
|
line.long 0x00 "LPCG62_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x67D8++0x03
|
|
line.long 0x00 "LPCG62_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x67DC++0x03
|
|
line.long 0x00 "LPCG62_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x67E0++0x03
|
|
line.long 0x00 "LPCG63_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x67E4++0x03
|
|
line.long 0x00 "LPCG63_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x67F0++0x03
|
|
line.long 0x00 "LPCG63_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x67F4++0x03
|
|
line.long 0x00 "LPCG63_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x67F8++0x03
|
|
line.long 0x00 "LPCG63_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x67FC++0x03
|
|
line.long 0x00 "LPCG63_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6800++0x03
|
|
line.long 0x00 "LPCG64_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6804++0x03
|
|
line.long 0x00 "LPCG64_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6810++0x03
|
|
line.long 0x00 "LPCG64_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6814++0x03
|
|
line.long 0x00 "LPCG64_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6818++0x03
|
|
line.long 0x00 "LPCG64_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x681C++0x03
|
|
line.long 0x00 "LPCG64_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6820++0x03
|
|
line.long 0x00 "LPCG65_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6824++0x03
|
|
line.long 0x00 "LPCG65_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6830++0x03
|
|
line.long 0x00 "LPCG65_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6834++0x03
|
|
line.long 0x00 "LPCG65_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6838++0x03
|
|
line.long 0x00 "LPCG65_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x683C++0x03
|
|
line.long 0x00 "LPCG65_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6840++0x03
|
|
line.long 0x00 "LPCG66_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6844++0x03
|
|
line.long 0x00 "LPCG66_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6850++0x03
|
|
line.long 0x00 "LPCG66_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6854++0x03
|
|
line.long 0x00 "LPCG66_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6858++0x03
|
|
line.long 0x00 "LPCG66_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x685C++0x03
|
|
line.long 0x00 "LPCG66_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6860++0x03
|
|
line.long 0x00 "LPCG67_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6864++0x03
|
|
line.long 0x00 "LPCG67_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6870++0x03
|
|
line.long 0x00 "LPCG67_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6874++0x03
|
|
line.long 0x00 "LPCG67_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6878++0x03
|
|
line.long 0x00 "LPCG67_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x687C++0x03
|
|
line.long 0x00 "LPCG67_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6880++0x03
|
|
line.long 0x00 "LPCG68_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6884++0x03
|
|
line.long 0x00 "LPCG68_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6890++0x03
|
|
line.long 0x00 "LPCG68_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6894++0x03
|
|
line.long 0x00 "LPCG68_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6898++0x03
|
|
line.long 0x00 "LPCG68_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x689C++0x03
|
|
line.long 0x00 "LPCG68_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x68A0++0x03
|
|
line.long 0x00 "LPCG69_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x68A4++0x03
|
|
line.long 0x00 "LPCG69_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x68B0++0x03
|
|
line.long 0x00 "LPCG69_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x68B4++0x03
|
|
line.long 0x00 "LPCG69_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x68B8++0x03
|
|
line.long 0x00 "LPCG69_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x68BC++0x03
|
|
line.long 0x00 "LPCG69_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x68C0++0x03
|
|
line.long 0x00 "LPCG70_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x68C4++0x03
|
|
line.long 0x00 "LPCG70_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x68D0++0x03
|
|
line.long 0x00 "LPCG70_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x68D4++0x03
|
|
line.long 0x00 "LPCG70_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x68D8++0x03
|
|
line.long 0x00 "LPCG70_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x68DC++0x03
|
|
line.long 0x00 "LPCG70_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x68E0++0x03
|
|
line.long 0x00 "LPCG71_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x68E4++0x03
|
|
line.long 0x00 "LPCG71_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x68F0++0x03
|
|
line.long 0x00 "LPCG71_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x68F4++0x03
|
|
line.long 0x00 "LPCG71_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x68F8++0x03
|
|
line.long 0x00 "LPCG71_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x68FC++0x03
|
|
line.long 0x00 "LPCG71_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6900++0x03
|
|
line.long 0x00 "LPCG72_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6904++0x03
|
|
line.long 0x00 "LPCG72_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6910++0x03
|
|
line.long 0x00 "LPCG72_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6914++0x03
|
|
line.long 0x00 "LPCG72_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6918++0x03
|
|
line.long 0x00 "LPCG72_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x691C++0x03
|
|
line.long 0x00 "LPCG72_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6920++0x03
|
|
line.long 0x00 "LPCG73_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6924++0x03
|
|
line.long 0x00 "LPCG73_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6930++0x03
|
|
line.long 0x00 "LPCG73_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6934++0x03
|
|
line.long 0x00 "LPCG73_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6938++0x03
|
|
line.long 0x00 "LPCG73_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x693C++0x03
|
|
line.long 0x00 "LPCG73_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6940++0x03
|
|
line.long 0x00 "LPCG74_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6944++0x03
|
|
line.long 0x00 "LPCG74_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6950++0x03
|
|
line.long 0x00 "LPCG74_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6954++0x03
|
|
line.long 0x00 "LPCG74_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6958++0x03
|
|
line.long 0x00 "LPCG74_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x695C++0x03
|
|
line.long 0x00 "LPCG74_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6960++0x03
|
|
line.long 0x00 "LPCG75_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6964++0x03
|
|
line.long 0x00 "LPCG75_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6970++0x03
|
|
line.long 0x00 "LPCG75_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6974++0x03
|
|
line.long 0x00 "LPCG75_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6978++0x03
|
|
line.long 0x00 "LPCG75_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x697C++0x03
|
|
line.long 0x00 "LPCG75_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6980++0x03
|
|
line.long 0x00 "LPCG76_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6984++0x03
|
|
line.long 0x00 "LPCG76_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6990++0x03
|
|
line.long 0x00 "LPCG76_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6994++0x03
|
|
line.long 0x00 "LPCG76_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6998++0x03
|
|
line.long 0x00 "LPCG76_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x699C++0x03
|
|
line.long 0x00 "LPCG76_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x69A0++0x03
|
|
line.long 0x00 "LPCG77_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x69A4++0x03
|
|
line.long 0x00 "LPCG77_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x69B0++0x03
|
|
line.long 0x00 "LPCG77_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x69B4++0x03
|
|
line.long 0x00 "LPCG77_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x69B8++0x03
|
|
line.long 0x00 "LPCG77_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x69BC++0x03
|
|
line.long 0x00 "LPCG77_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x69C0++0x03
|
|
line.long 0x00 "LPCG78_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x69C4++0x03
|
|
line.long 0x00 "LPCG78_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x69D0++0x03
|
|
line.long 0x00 "LPCG78_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x69D4++0x03
|
|
line.long 0x00 "LPCG78_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x69D8++0x03
|
|
line.long 0x00 "LPCG78_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x69DC++0x03
|
|
line.long 0x00 "LPCG78_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x69E0++0x03
|
|
line.long 0x00 "LPCG79_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x69E4++0x03
|
|
line.long 0x00 "LPCG79_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x69F0++0x03
|
|
line.long 0x00 "LPCG79_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x69F4++0x03
|
|
line.long 0x00 "LPCG79_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x69F8++0x03
|
|
line.long 0x00 "LPCG79_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x69FC++0x03
|
|
line.long 0x00 "LPCG79_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6A00++0x03
|
|
line.long 0x00 "LPCG80_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6A04++0x03
|
|
line.long 0x00 "LPCG80_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6A10++0x03
|
|
line.long 0x00 "LPCG80_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6A14++0x03
|
|
line.long 0x00 "LPCG80_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6A18++0x03
|
|
line.long 0x00 "LPCG80_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6A1C++0x03
|
|
line.long 0x00 "LPCG80_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6A20++0x03
|
|
line.long 0x00 "LPCG81_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6A24++0x03
|
|
line.long 0x00 "LPCG81_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6A30++0x03
|
|
line.long 0x00 "LPCG81_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6A34++0x03
|
|
line.long 0x00 "LPCG81_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6A38++0x03
|
|
line.long 0x00 "LPCG81_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6A3C++0x03
|
|
line.long 0x00 "LPCG81_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6A40++0x03
|
|
line.long 0x00 "LPCG82_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6A44++0x03
|
|
line.long 0x00 "LPCG82_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6A50++0x03
|
|
line.long 0x00 "LPCG82_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6A54++0x03
|
|
line.long 0x00 "LPCG82_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6A58++0x03
|
|
line.long 0x00 "LPCG82_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6A5C++0x03
|
|
line.long 0x00 "LPCG82_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6A60++0x03
|
|
line.long 0x00 "LPCG83_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6A64++0x03
|
|
line.long 0x00 "LPCG83_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6A70++0x03
|
|
line.long 0x00 "LPCG83_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6A74++0x03
|
|
line.long 0x00 "LPCG83_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6A78++0x03
|
|
line.long 0x00 "LPCG83_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6A7C++0x03
|
|
line.long 0x00 "LPCG83_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6A80++0x03
|
|
line.long 0x00 "LPCG84_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6A84++0x03
|
|
line.long 0x00 "LPCG84_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6A90++0x03
|
|
line.long 0x00 "LPCG84_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6A94++0x03
|
|
line.long 0x00 "LPCG84_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6A98++0x03
|
|
line.long 0x00 "LPCG84_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6A9C++0x03
|
|
line.long 0x00 "LPCG84_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6AA0++0x03
|
|
line.long 0x00 "LPCG85_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6AA4++0x03
|
|
line.long 0x00 "LPCG85_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6AB0++0x03
|
|
line.long 0x00 "LPCG85_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6AB4++0x03
|
|
line.long 0x00 "LPCG85_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6AB8++0x03
|
|
line.long 0x00 "LPCG85_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6ABC++0x03
|
|
line.long 0x00 "LPCG85_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6AC0++0x03
|
|
line.long 0x00 "LPCG86_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6AC4++0x03
|
|
line.long 0x00 "LPCG86_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6AD0++0x03
|
|
line.long 0x00 "LPCG86_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6AD4++0x03
|
|
line.long 0x00 "LPCG86_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6AD8++0x03
|
|
line.long 0x00 "LPCG86_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6ADC++0x03
|
|
line.long 0x00 "LPCG86_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6AE0++0x03
|
|
line.long 0x00 "LPCG87_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6AE4++0x03
|
|
line.long 0x00 "LPCG87_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6AF0++0x03
|
|
line.long 0x00 "LPCG87_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6AF4++0x03
|
|
line.long 0x00 "LPCG87_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6AF8++0x03
|
|
line.long 0x00 "LPCG87_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6AFC++0x03
|
|
line.long 0x00 "LPCG87_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6B00++0x03
|
|
line.long 0x00 "LPCG88_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6B04++0x03
|
|
line.long 0x00 "LPCG88_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6B10++0x03
|
|
line.long 0x00 "LPCG88_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6B14++0x03
|
|
line.long 0x00 "LPCG88_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6B18++0x03
|
|
line.long 0x00 "LPCG88_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6B1C++0x03
|
|
line.long 0x00 "LPCG88_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6B20++0x03
|
|
line.long 0x00 "LPCG89_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6B24++0x03
|
|
line.long 0x00 "LPCG89_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6B30++0x03
|
|
line.long 0x00 "LPCG89_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6B34++0x03
|
|
line.long 0x00 "LPCG89_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6B38++0x03
|
|
line.long 0x00 "LPCG89_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6B3C++0x03
|
|
line.long 0x00 "LPCG89_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6B40++0x03
|
|
line.long 0x00 "LPCG90_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6B44++0x03
|
|
line.long 0x00 "LPCG90_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6B50++0x03
|
|
line.long 0x00 "LPCG90_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6B54++0x03
|
|
line.long 0x00 "LPCG90_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6B58++0x03
|
|
line.long 0x00 "LPCG90_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6B5C++0x03
|
|
line.long 0x00 "LPCG90_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6B60++0x03
|
|
line.long 0x00 "LPCG91_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6B64++0x03
|
|
line.long 0x00 "LPCG91_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6B70++0x03
|
|
line.long 0x00 "LPCG91_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6B74++0x03
|
|
line.long 0x00 "LPCG91_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6B78++0x03
|
|
line.long 0x00 "LPCG91_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6B7C++0x03
|
|
line.long 0x00 "LPCG91_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6B80++0x03
|
|
line.long 0x00 "LPCG92_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6B84++0x03
|
|
line.long 0x00 "LPCG92_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6B90++0x03
|
|
line.long 0x00 "LPCG92_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6B94++0x03
|
|
line.long 0x00 "LPCG92_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6B98++0x03
|
|
line.long 0x00 "LPCG92_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6B9C++0x03
|
|
line.long 0x00 "LPCG92_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6BA0++0x03
|
|
line.long 0x00 "LPCG93_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6BA4++0x03
|
|
line.long 0x00 "LPCG93_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6BB0++0x03
|
|
line.long 0x00 "LPCG93_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6BB4++0x03
|
|
line.long 0x00 "LPCG93_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6BB8++0x03
|
|
line.long 0x00 "LPCG93_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6BBC++0x03
|
|
line.long 0x00 "LPCG93_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6BC0++0x03
|
|
line.long 0x00 "LPCG94_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6BC4++0x03
|
|
line.long 0x00 "LPCG94_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6BD0++0x03
|
|
line.long 0x00 "LPCG94_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6BD4++0x03
|
|
line.long 0x00 "LPCG94_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6BD8++0x03
|
|
line.long 0x00 "LPCG94_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6BDC++0x03
|
|
line.long 0x00 "LPCG94_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6BE0++0x03
|
|
line.long 0x00 "LPCG95_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6BE4++0x03
|
|
line.long 0x00 "LPCG95_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6BF0++0x03
|
|
line.long 0x00 "LPCG95_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6BF4++0x03
|
|
line.long 0x00 "LPCG95_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6BF8++0x03
|
|
line.long 0x00 "LPCG95_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6BFC++0x03
|
|
line.long 0x00 "LPCG95_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6C00++0x03
|
|
line.long 0x00 "LPCG96_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6C04++0x03
|
|
line.long 0x00 "LPCG96_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6C10++0x03
|
|
line.long 0x00 "LPCG96_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6C14++0x03
|
|
line.long 0x00 "LPCG96_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6C18++0x03
|
|
line.long 0x00 "LPCG96_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6C1C++0x03
|
|
line.long 0x00 "LPCG96_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6C20++0x03
|
|
line.long 0x00 "LPCG97_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6C24++0x03
|
|
line.long 0x00 "LPCG97_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6C30++0x03
|
|
line.long 0x00 "LPCG97_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6C34++0x03
|
|
line.long 0x00 "LPCG97_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6C38++0x03
|
|
line.long 0x00 "LPCG97_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6C3C++0x03
|
|
line.long 0x00 "LPCG97_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6C40++0x03
|
|
line.long 0x00 "LPCG98_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6C44++0x03
|
|
line.long 0x00 "LPCG98_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6C50++0x03
|
|
line.long 0x00 "LPCG98_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6C54++0x03
|
|
line.long 0x00 "LPCG98_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6C58++0x03
|
|
line.long 0x00 "LPCG98_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6C5C++0x03
|
|
line.long 0x00 "LPCG98_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6C60++0x03
|
|
line.long 0x00 "LPCG99_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6C64++0x03
|
|
line.long 0x00 "LPCG99_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6C70++0x03
|
|
line.long 0x00 "LPCG99_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6C74++0x03
|
|
line.long 0x00 "LPCG99_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6C78++0x03
|
|
line.long 0x00 "LPCG99_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6C7C++0x03
|
|
line.long 0x00 "LPCG99_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6C80++0x03
|
|
line.long 0x00 "LPCG100_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6C84++0x03
|
|
line.long 0x00 "LPCG100_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6C90++0x03
|
|
line.long 0x00 "LPCG100_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6C94++0x03
|
|
line.long 0x00 "LPCG100_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6C98++0x03
|
|
line.long 0x00 "LPCG100_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6C9C++0x03
|
|
line.long 0x00 "LPCG100_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6CA0++0x03
|
|
line.long 0x00 "LPCG101_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6CA4++0x03
|
|
line.long 0x00 "LPCG101_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6CB0++0x03
|
|
line.long 0x00 "LPCG101_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6CB4++0x03
|
|
line.long 0x00 "LPCG101_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6CB8++0x03
|
|
line.long 0x00 "LPCG101_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6CBC++0x03
|
|
line.long 0x00 "LPCG101_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6CC0++0x03
|
|
line.long 0x00 "LPCG102_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6CC4++0x03
|
|
line.long 0x00 "LPCG102_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6CD0++0x03
|
|
line.long 0x00 "LPCG102_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6CD4++0x03
|
|
line.long 0x00 "LPCG102_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6CD8++0x03
|
|
line.long 0x00 "LPCG102_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6CDC++0x03
|
|
line.long 0x00 "LPCG102_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6CE0++0x03
|
|
line.long 0x00 "LPCG103_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6CE4++0x03
|
|
line.long 0x00 "LPCG103_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6CF0++0x03
|
|
line.long 0x00 "LPCG103_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6CF4++0x03
|
|
line.long 0x00 "LPCG103_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6CF8++0x03
|
|
line.long 0x00 "LPCG103_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6CFC++0x03
|
|
line.long 0x00 "LPCG103_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6D00++0x03
|
|
line.long 0x00 "LPCG104_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6D04++0x03
|
|
line.long 0x00 "LPCG104_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6D10++0x03
|
|
line.long 0x00 "LPCG104_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6D14++0x03
|
|
line.long 0x00 "LPCG104_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6D18++0x03
|
|
line.long 0x00 "LPCG104_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6D1C++0x03
|
|
line.long 0x00 "LPCG104_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6D20++0x03
|
|
line.long 0x00 "LPCG105_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6D24++0x03
|
|
line.long 0x00 "LPCG105_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6D30++0x03
|
|
line.long 0x00 "LPCG105_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6D34++0x03
|
|
line.long 0x00 "LPCG105_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6D38++0x03
|
|
line.long 0x00 "LPCG105_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6D3C++0x03
|
|
line.long 0x00 "LPCG105_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6D40++0x03
|
|
line.long 0x00 "LPCG106_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6D44++0x03
|
|
line.long 0x00 "LPCG106_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6D50++0x03
|
|
line.long 0x00 "LPCG106_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6D54++0x03
|
|
line.long 0x00 "LPCG106_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6D58++0x03
|
|
line.long 0x00 "LPCG106_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6D5C++0x03
|
|
line.long 0x00 "LPCG106_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6D60++0x03
|
|
line.long 0x00 "LPCG107_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6D64++0x03
|
|
line.long 0x00 "LPCG107_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6D70++0x03
|
|
line.long 0x00 "LPCG107_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6D74++0x03
|
|
line.long 0x00 "LPCG107_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6D78++0x03
|
|
line.long 0x00 "LPCG107_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6D7C++0x03
|
|
line.long 0x00 "LPCG107_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6D80++0x03
|
|
line.long 0x00 "LPCG108_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6D84++0x03
|
|
line.long 0x00 "LPCG108_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6D90++0x03
|
|
line.long 0x00 "LPCG108_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6D94++0x03
|
|
line.long 0x00 "LPCG108_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6D98++0x03
|
|
line.long 0x00 "LPCG108_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6D9C++0x03
|
|
line.long 0x00 "LPCG108_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6DA0++0x03
|
|
line.long 0x00 "LPCG109_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6DA4++0x03
|
|
line.long 0x00 "LPCG109_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6DB0++0x03
|
|
line.long 0x00 "LPCG109_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6DB4++0x03
|
|
line.long 0x00 "LPCG109_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6DB8++0x03
|
|
line.long 0x00 "LPCG109_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6DBC++0x03
|
|
line.long 0x00 "LPCG109_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6DC0++0x03
|
|
line.long 0x00 "LPCG110_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6DC4++0x03
|
|
line.long 0x00 "LPCG110_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6DD0++0x03
|
|
line.long 0x00 "LPCG110_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6DD4++0x03
|
|
line.long 0x00 "LPCG110_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6DD8++0x03
|
|
line.long 0x00 "LPCG110_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6DDC++0x03
|
|
line.long 0x00 "LPCG110_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6DE0++0x03
|
|
line.long 0x00 "LPCG111_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6DE4++0x03
|
|
line.long 0x00 "LPCG111_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6DF0++0x03
|
|
line.long 0x00 "LPCG111_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6DF4++0x03
|
|
line.long 0x00 "LPCG111_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6DF8++0x03
|
|
line.long 0x00 "LPCG111_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6DFC++0x03
|
|
line.long 0x00 "LPCG111_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6E00++0x03
|
|
line.long 0x00 "LPCG112_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6E04++0x03
|
|
line.long 0x00 "LPCG112_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6E10++0x03
|
|
line.long 0x00 "LPCG112_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6E14++0x03
|
|
line.long 0x00 "LPCG112_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6E18++0x03
|
|
line.long 0x00 "LPCG112_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6E1C++0x03
|
|
line.long 0x00 "LPCG112_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6E20++0x03
|
|
line.long 0x00 "LPCG113_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6E24++0x03
|
|
line.long 0x00 "LPCG113_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6E30++0x03
|
|
line.long 0x00 "LPCG113_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6E34++0x03
|
|
line.long 0x00 "LPCG113_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6E38++0x03
|
|
line.long 0x00 "LPCG113_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6E3C++0x03
|
|
line.long 0x00 "LPCG113_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6E40++0x03
|
|
line.long 0x00 "LPCG114_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6E44++0x03
|
|
line.long 0x00 "LPCG114_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6E50++0x03
|
|
line.long 0x00 "LPCG114_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6E54++0x03
|
|
line.long 0x00 "LPCG114_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6E58++0x03
|
|
line.long 0x00 "LPCG114_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6E5C++0x03
|
|
line.long 0x00 "LPCG114_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6E60++0x03
|
|
line.long 0x00 "LPCG115_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6E64++0x03
|
|
line.long 0x00 "LPCG115_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6E70++0x03
|
|
line.long 0x00 "LPCG115_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6E74++0x03
|
|
line.long 0x00 "LPCG115_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6E78++0x03
|
|
line.long 0x00 "LPCG115_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6E7C++0x03
|
|
line.long 0x00 "LPCG115_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6E80++0x03
|
|
line.long 0x00 "LPCG116_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6E84++0x03
|
|
line.long 0x00 "LPCG116_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6E90++0x03
|
|
line.long 0x00 "LPCG116_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6E94++0x03
|
|
line.long 0x00 "LPCG116_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6E98++0x03
|
|
line.long 0x00 "LPCG116_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6E9C++0x03
|
|
line.long 0x00 "LPCG116_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6EA0++0x03
|
|
line.long 0x00 "LPCG117_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6EA4++0x03
|
|
line.long 0x00 "LPCG117_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6EB0++0x03
|
|
line.long 0x00 "LPCG117_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6EB4++0x03
|
|
line.long 0x00 "LPCG117_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6EB8++0x03
|
|
line.long 0x00 "LPCG117_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6EBC++0x03
|
|
line.long 0x00 "LPCG117_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6EC0++0x03
|
|
line.long 0x00 "LPCG118_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6EC4++0x03
|
|
line.long 0x00 "LPCG118_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6ED0++0x03
|
|
line.long 0x00 "LPCG118_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6ED4++0x03
|
|
line.long 0x00 "LPCG118_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6ED8++0x03
|
|
line.long 0x00 "LPCG118_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6EDC++0x03
|
|
line.long 0x00 "LPCG118_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6EE0++0x03
|
|
line.long 0x00 "LPCG119_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6EE4++0x03
|
|
line.long 0x00 "LPCG119_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6EF0++0x03
|
|
line.long 0x00 "LPCG119_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6EF4++0x03
|
|
line.long 0x00 "LPCG119_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6EF8++0x03
|
|
line.long 0x00 "LPCG119_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6EFC++0x03
|
|
line.long 0x00 "LPCG119_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6F00++0x03
|
|
line.long 0x00 "LPCG120_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6F04++0x03
|
|
line.long 0x00 "LPCG120_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6F10++0x03
|
|
line.long 0x00 "LPCG120_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6F14++0x03
|
|
line.long 0x00 "LPCG120_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6F18++0x03
|
|
line.long 0x00 "LPCG120_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6F1C++0x03
|
|
line.long 0x00 "LPCG120_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6F20++0x03
|
|
line.long 0x00 "LPCG121_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6F24++0x03
|
|
line.long 0x00 "LPCG121_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6F30++0x03
|
|
line.long 0x00 "LPCG121_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6F34++0x03
|
|
line.long 0x00 "LPCG121_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6F38++0x03
|
|
line.long 0x00 "LPCG121_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6F3C++0x03
|
|
line.long 0x00 "LPCG121_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6F40++0x03
|
|
line.long 0x00 "LPCG122_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6F44++0x03
|
|
line.long 0x00 "LPCG122_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6F50++0x03
|
|
line.long 0x00 "LPCG122_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6F54++0x03
|
|
line.long 0x00 "LPCG122_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6F58++0x03
|
|
line.long 0x00 "LPCG122_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6F5C++0x03
|
|
line.long 0x00 "LPCG122_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6F60++0x03
|
|
line.long 0x00 "LPCG123_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6F64++0x03
|
|
line.long 0x00 "LPCG123_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6F70++0x03
|
|
line.long 0x00 "LPCG123_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6F74++0x03
|
|
line.long 0x00 "LPCG123_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6F78++0x03
|
|
line.long 0x00 "LPCG123_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6F7C++0x03
|
|
line.long 0x00 "LPCG123_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6F80++0x03
|
|
line.long 0x00 "LPCG124_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6F84++0x03
|
|
line.long 0x00 "LPCG124_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6F90++0x03
|
|
line.long 0x00 "LPCG124_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6F94++0x03
|
|
line.long 0x00 "LPCG124_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6F98++0x03
|
|
line.long 0x00 "LPCG124_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6F9C++0x03
|
|
line.long 0x00 "LPCG124_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6FA0++0x03
|
|
line.long 0x00 "LPCG125_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6FA4++0x03
|
|
line.long 0x00 "LPCG125_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6FB0++0x03
|
|
line.long 0x00 "LPCG125_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6FB4++0x03
|
|
line.long 0x00 "LPCG125_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6FB8++0x03
|
|
line.long 0x00 "LPCG125_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6FBC++0x03
|
|
line.long 0x00 "LPCG125_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6FC0++0x03
|
|
line.long 0x00 "LPCG126_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6FC4++0x03
|
|
line.long 0x00 "LPCG126_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6FD0++0x03
|
|
line.long 0x00 "LPCG126_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6FD4++0x03
|
|
line.long 0x00 "LPCG126_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6FD8++0x03
|
|
line.long 0x00 "LPCG126_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6FDC++0x03
|
|
line.long 0x00 "LPCG126_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x6FE0++0x03
|
|
line.long 0x00 "LPCG127_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x6FE4++0x03
|
|
line.long 0x00 "LPCG127_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x6FF0++0x03
|
|
line.long 0x00 "LPCG127_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x6FF4++0x03
|
|
line.long 0x00 "LPCG127_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x6FF8++0x03
|
|
line.long 0x00 "LPCG127_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x6FFC++0x03
|
|
line.long 0x00 "LPCG127_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7000++0x03
|
|
line.long 0x00 "LPCG128_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7004++0x03
|
|
line.long 0x00 "LPCG128_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7010++0x03
|
|
line.long 0x00 "LPCG128_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7014++0x03
|
|
line.long 0x00 "LPCG128_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7018++0x03
|
|
line.long 0x00 "LPCG128_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x701C++0x03
|
|
line.long 0x00 "LPCG128_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7020++0x03
|
|
line.long 0x00 "LPCG129_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7024++0x03
|
|
line.long 0x00 "LPCG129_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7030++0x03
|
|
line.long 0x00 "LPCG129_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7034++0x03
|
|
line.long 0x00 "LPCG129_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7038++0x03
|
|
line.long 0x00 "LPCG129_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x703C++0x03
|
|
line.long 0x00 "LPCG129_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7040++0x03
|
|
line.long 0x00 "LPCG130_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7044++0x03
|
|
line.long 0x00 "LPCG130_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7050++0x03
|
|
line.long 0x00 "LPCG130_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7054++0x03
|
|
line.long 0x00 "LPCG130_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7058++0x03
|
|
line.long 0x00 "LPCG130_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x705C++0x03
|
|
line.long 0x00 "LPCG130_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7060++0x03
|
|
line.long 0x00 "LPCG131_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7064++0x03
|
|
line.long 0x00 "LPCG131_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7070++0x03
|
|
line.long 0x00 "LPCG131_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7074++0x03
|
|
line.long 0x00 "LPCG131_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7078++0x03
|
|
line.long 0x00 "LPCG131_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x707C++0x03
|
|
line.long 0x00 "LPCG131_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7080++0x03
|
|
line.long 0x00 "LPCG132_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7084++0x03
|
|
line.long 0x00 "LPCG132_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7090++0x03
|
|
line.long 0x00 "LPCG132_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7094++0x03
|
|
line.long 0x00 "LPCG132_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7098++0x03
|
|
line.long 0x00 "LPCG132_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x709C++0x03
|
|
line.long 0x00 "LPCG132_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x70A0++0x03
|
|
line.long 0x00 "LPCG133_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x70A4++0x03
|
|
line.long 0x00 "LPCG133_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x70B0++0x03
|
|
line.long 0x00 "LPCG133_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x70B4++0x03
|
|
line.long 0x00 "LPCG133_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x70B8++0x03
|
|
line.long 0x00 "LPCG133_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x70BC++0x03
|
|
line.long 0x00 "LPCG133_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x70C0++0x03
|
|
line.long 0x00 "LPCG134_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x70C4++0x03
|
|
line.long 0x00 "LPCG134_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x70D0++0x03
|
|
line.long 0x00 "LPCG134_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x70D4++0x03
|
|
line.long 0x00 "LPCG134_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x70D8++0x03
|
|
line.long 0x00 "LPCG134_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x70DC++0x03
|
|
line.long 0x00 "LPCG134_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x70E0++0x03
|
|
line.long 0x00 "LPCG135_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x70E4++0x03
|
|
line.long 0x00 "LPCG135_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x70F0++0x03
|
|
line.long 0x00 "LPCG135_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x70F4++0x03
|
|
line.long 0x00 "LPCG135_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x70F8++0x03
|
|
line.long 0x00 "LPCG135_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x70FC++0x03
|
|
line.long 0x00 "LPCG135_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7100++0x03
|
|
line.long 0x00 "LPCG136_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7104++0x03
|
|
line.long 0x00 "LPCG136_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7110++0x03
|
|
line.long 0x00 "LPCG136_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7114++0x03
|
|
line.long 0x00 "LPCG136_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7118++0x03
|
|
line.long 0x00 "LPCG136_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x711C++0x03
|
|
line.long 0x00 "LPCG136_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
group.long 0x7120++0x03
|
|
line.long 0x00 "LPCG137_DIRECT,LPCG direct control"
|
|
bitfld.long 0x00 0. "ON,LPCG on" "0: LPCG is OFF,1: LPCG is ON"
|
|
group.long 0x7124++0x03
|
|
line.long 0x00 "LPCG137_DOMAIN,LPCG domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
rgroup.long 0x7130++0x03
|
|
line.long 0x00 "LPCG137_STATUS0,LPCG working status"
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock gate" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,LPCG current state" "0: LPCG is OFF,1: LPCG is ON"
|
|
rgroup.long 0x7134++0x03
|
|
line.long 0x00 "LPCG137_STATUS1,LPCG low power status"
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: Clock gate is not turned on,1: Clock gate is turned on"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock gate turn off finish from GPC Setpoint" "0: Clock gate is not turned off,1: Clock gate is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long 0x7138++0x03
|
|
line.long 0x00 "LPCG137_CONFIG,LPCG configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long 0x713C++0x03
|
|
line.long 0x00 "LPCG137_AUTHEN,LPCG access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: LPCG is not functioning in Low power Mode,1: LPCG is functioning in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: LPCG is not functioning in Setpoint..,1: LPCG is functioning in Setpoint controlled Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: LPCG cannot be changed in user mode,1: LPCG can be changed in user mode"
|
|
repeat 79. (increment 0 1)(increment 0 0x80)
|
|
tree "CLOCK_ROOT[$1]"
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_CONTROL,Clock root control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: Turn on clock,1: Turn off clock"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x04)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_CONTROL_SET,Clock root control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x08)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_CONTROL_CLR,Clock root control"
|
|
eventfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x0C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_CONTROL_TOG,Clock root control"
|
|
bitfld.long 0x00 24. "OFF,OFF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
rgroup.long ($2+0x20)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_STATUS0,Clock root working status"
|
|
bitfld.long 0x00 31. "CHANGING,Internal updating in clock root" "0: Clock Status is not updating currently,1: Clock generation logic is updating currently"
|
|
newline
|
|
bitfld.long 0x00 30. "UPDATE_REVERSE,Internal status synchronization from clock generation logic" "0: Synchronization not in process,1: Synchronization in process"
|
|
newline
|
|
bitfld.long 0x00 29. "UPDATE_FORWARD,Internal status synchronization to clock generation logic" "0: Synchronization not in process,1: Synchronization in process"
|
|
newline
|
|
bitfld.long 0x00 28. "SLICE_BUSY,Internal updating in generation logic" "0: Clock generation logic is not busy,1: Clock generation logic is applying the new.."
|
|
newline
|
|
bitfld.long 0x00 27. "POWERDOWN,Current clock root POWERDOWN setting" "0: Clock root is running,1: Clock root is Powered Down"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,Current clock root OFF setting" "0: Clock is running,1: Clock is disabled/off"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Current clock root MUX setting" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Current clock root DIV setting"
|
|
rgroup.long ($2+0x24)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_STATUS1,Clock root low power status"
|
|
bitfld.long 0x00 27. "UP_DONE,Clock frequency increase finish" "0: Frequency increase not completed,1: Frequency increase completed"
|
|
newline
|
|
bitfld.long 0x00 26. "UP_REQUEST,Clock frequency increase request" "0: Frequency increase not requested,1: Frequency increase requested"
|
|
newline
|
|
bitfld.long 0x00 25. "DOWN_DONE,Clock frequency decrease finish" "0: Frequency decrease not completed,1: Frequency decrease completed"
|
|
newline
|
|
bitfld.long 0x00 24. "DOWN_REQUEST,Clock frequency decrease request" "0: Frequency decrease not requested,1: Frequency decrease requested"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Target Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long ($2+0x2C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_CONFIG,Clock root configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
group.long ($2+0x30)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_AUTHEN,Clock root access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0: Clock does NOT work in Setpoint Mode,1: Clock works in Setpoint Mode"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long ($2+0x34)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_AUTHEN_SET,Clock root access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x38)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_AUTHEN_CLR,Clock root access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x3C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_AUTHEN_TOG,Clock root access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,Low power and access control by Setpoint" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x40)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT0,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x44)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT1,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x48)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT2,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x4C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT3,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x50)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT4,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x54)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT5,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x58)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT6,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x5C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT7,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x60)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT8,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x64)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT9,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x68)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT10,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x6C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT11,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x70)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT12,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x74)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT13,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x78)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT14,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
group.long ($2+0x7C)++0x03
|
|
line.long 0x00 "CLOCK_ROOT_SETPOINT15,Setpoint setting"
|
|
bitfld.long 0x00 28.--31. "GRADE,Grade" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "OFF,OFF" "0: ENABLE,1: DISABLE"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "MUX,Clock multiplexer" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Clock divider"
|
|
tree.end
|
|
repeat.end
|
|
repeat 8. (increment 0 1)(increment 0 0x4820)
|
|
tree "GPR_SHARED[$1]"
|
|
group.long ($2+0x4800)++0x03
|
|
line.long 0x00 "GPR_SHARED,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long ($2+0x4804)++0x03
|
|
line.long 0x00 "GPR_SHARED_SET,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long ($2+0x4808)++0x03
|
|
line.long 0x00 "GPR_SHARED_CLR,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long ($2+0x480C)++0x03
|
|
line.long 0x00 "GPR_SHARED_TOG,General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,GP register"
|
|
group.long ($2+0x4810)++0x03
|
|
line.long 0x00 "GPR_SHARED_AUTHEN,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does NOT work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0: This domain is NOT allowed to change clock,1: This domain is allowed to change clock,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long ($2+0x4814)++0x03
|
|
line.long 0x00 "GPR_SHARED_AUTHEN_SET,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x4818)++0x03
|
|
line.long 0x00 "GPR_SHARED_AUTHEN_CLR,GPR access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x481C)++0x03
|
|
line.long 0x00 "GPR_SHARED_AUTHEN_TOG,GPR access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0,1"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
tree.end
|
|
repeat.end
|
|
repeat 29. (increment 0 1)(increment 0 0x5020)
|
|
tree "OSCPLL[$1]"
|
|
group.long ($2+0x5000)++0x03
|
|
line.long 0x00 "OSCPLL_DIRECT,Clock source direct control"
|
|
bitfld.long 0x00 0. "ON,turn on clock source" "0: OSCPLL is OFF,1: OSCPLL is ON"
|
|
group.long ($2+0x5004)++0x03
|
|
line.long 0x00 "OSCPLL_DOMAIN,Clock source domain control"
|
|
bitfld.long 0x00 28.--30. "LEVEL3,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LEVEL2,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--22. "LEVEL1,Depend level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LEVEL0,Dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LEVEL,Current dependence level" "0: This clock source is not needed in any mode..,1: This clock source is needed in RUN mode but..,2: This clock source is needed in RUN and WAIT..,3: This clock source is needed in RUN WAIT and..,4: This clock source is always on in any mode..,?..."
|
|
group.long ($2+0x5008)++0x03
|
|
line.long 0x00 "OSCPLL_SETPOINT,Clock source Setpoint setting"
|
|
hexmask.long.word 0x00 16.--31. 1. "STANDBY,Standby"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SETPOINT,Setpoint"
|
|
rgroup.long ($2+0x5010)++0x03
|
|
line.long 0x00 "OSCPLL_STATUS0,Clock source working status"
|
|
bitfld.long 0x00 28. "IN_USE,In use" "0: Clock source is not being used by clock roots,1: Clock source is being used by clock roots"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "DOMAIN_ENABLE,Enable status from each domain" "0: No domain request,1: Request from Domain0,2: Request from Domain1,3: Request from Domain0 and Domain1,4: Request from Domain2,5: Request from Domain0 and Domain2,6: Request from Domain1 and Domain2,7: Request from Domain0 Domain1 and Domain 2,8: Request from Domain3,9: Request from Domain0 and Domain3,10: Request from Domain1 and Domain3,11: Request from Domain2 and Domain3,12: Request from Domain0 Domain 1 and Domain3,13: Request from Domain0 Domain 2 and Domain3,14: Request from Domain1 Domain 2 and Domain3,15: Request from all domains"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ACTIVE_DOMAIN,Domains that own this clock source" "0: Clock not owned by any domain,1: Clock owned by Domain0,2: Clock owned by Domain1,3: Clock owned by Domain0 and Domain1,4: Clock owned by Domain2,5: Clock owned by Domain0 and Domain2,6: Clock owned by Domain1 and Domain2,7: Clock owned by Domain0 Domain1 and Domain 2,8: Clock owned by Domain3,9: Clock owned by Domain0 and Domain3,10: Clock owned by Domain1 and Domain3,11: Clock owned by Domain2 and Domain3,12: Clock owned by Domain0 Domain 1 and Domain3,13: Clock owned by Domain0 Domain 2 and Domain3,14: Clock owned by Domain1 Domain 2 and Domain3,15: Clock owned by all domains"
|
|
newline
|
|
bitfld.long 0x00 5. "STATUS_LATE,Clock source ready" "0: Clock source is not ready to use,1: Clock source is ready to use"
|
|
newline
|
|
bitfld.long 0x00 4. "STATUS_EARLY,Clock source active" "0: Clock source is not active,1: Clock source is active"
|
|
newline
|
|
bitfld.long 0x00 0. "ON,Clock source current state" "0: Clock source is OFF,1: Clock source is ON"
|
|
rgroup.long ($2+0x5014)++0x03
|
|
line.long 0x00 "OSCPLL_STATUS1,Clock source low power status"
|
|
bitfld.long 0x00 31. "STANDBY_OUT_REQUEST,Clock gate turn on request from GPC standby" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 30. "STANDBY_OUT_DONE,Clock gate turn on finish from GPC standby" "0: Request to turn on Clock gate is not complete,1: Request to turn on Clock gate is complete"
|
|
newline
|
|
bitfld.long 0x00 29. "STANDBY_IN_DONE,Clock source turn off finish from GPC standby" "0: Clock source is not turned off,1: Clock source is turned off"
|
|
newline
|
|
bitfld.long 0x00 28. "STANDBY_IN_REQUEST,Clock gate turn off request from GPC standby" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 27. "SETPOINT_ON_DONE,Clock gate turn on finish from GPC Setpoint" "0: No request,1: Request to turn on clock gate"
|
|
newline
|
|
bitfld.long 0x00 26. "SETPOINT_ON_REQUEST,Clock gate turn on request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned on"
|
|
newline
|
|
bitfld.long 0x00 25. "SETPOINT_OFF_DONE,Clock source turn off finish from GPC Setpoint" "0: Clock source is not turned off,1: Clock source is turned off"
|
|
newline
|
|
bitfld.long 0x00 24. "SETPOINT_OFF_REQUEST,Clock gate turn off request from GPC Setpoint" "0: No request,1: Clock gate requested to be turned off"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "CURRENT_SETPOINT,Current Setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TARGET_SETPOINT,Next Setpoint to change to" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "CPU3_MODE_DONE,Domain3 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 14. "CPU3_MODE_REQUEST,Domain3 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CPU3_MODE,Domain3 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 11. "CPU2_MODE_DONE,Domain2 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU2_MODE_REQUEST,Domain2 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CPU2_MODE,Domain2 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 7. "CPU1_MODE_DONE,Domain1 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_MODE_REQUEST,Domain1 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CPU1_MODE,Domain1 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_MODE_DONE,Domain0 Low Power Mode task done" "0: Clock is not gated,1: Clock is gated-off"
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_MODE_REQUEST,Domain0 request enter Low Power Mode" "0: No request,1: Request from domain to enter Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU0_MODE,Domain0 Low Power Mode" "0: RUN,1: WAIT,2: STOP,3: SUSPEND"
|
|
rgroup.long ($2+0x5018)++0x03
|
|
line.long 0x00 "OSCPLL_CONFIG,Clock source configuration"
|
|
bitfld.long 0x00 4. "SETPOINT_PRESENT,Setpoint present" "0: Setpoint is not implemented,1: Setpoint is implemented"
|
|
newline
|
|
bitfld.long 0x00 1. "AUTOMODE_PRESENT,Automode Present" "0: Not present,1: present"
|
|
group.long ($2+0x501C)++0x03
|
|
line.long 0x00 "OSCPLL_AUTHEN,Clock source access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
newline
|
|
bitfld.long 0x00 18. "CPULPM,CPU Low Power Mode" "0: PLL does not function in Low power Mode,1: PLL functions in Low Power Mode"
|
|
newline
|
|
bitfld.long 0x00 17. "SETPOINT_MODE,LPCG works in Setpoint controlled Mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in Domain Mode,1: Clock works in Domain Mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock Whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
newline
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "CCM_OBS"
|
|
base ad:0x40150000
|
|
repeat 6. (increment 0 1)(increment 0 0x80)
|
|
tree "OBSERVE[$1]"
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "OBSERVE_CONTROL,Observe control"
|
|
bitfld.long 0x00 24. "OFF,Turn off" "0: observe slice is on,1: observe slice is off"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DIVIDE,Divider for observe signal"
|
|
newline
|
|
bitfld.long 0x00 15. "RESET,Reset observe divider" "0: No reset,1: Reset observe divider"
|
|
bitfld.long 0x00 13. "INV,Invert" "0: Clock phase remain same,1: Invert clock phase before measurement or send.."
|
|
newline
|
|
bitfld.long 0x00 12. "RAW,Observe raw signal" "0: Select divided signal,1: Select raw signal"
|
|
hexmask.long.word 0x00 0.--8. 1. "SELECT,Observe signal selector"
|
|
group.long ($2+0x04)++0x03
|
|
line.long 0x00 "OBSERVE_CONTROL_SET,Observe control"
|
|
bitfld.long 0x00 24. "OFF,Turn off" "0,1"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DIVIDE,Divider for observe signal"
|
|
newline
|
|
bitfld.long 0x00 15. "RESET,Reset observe divider" "0,1"
|
|
bitfld.long 0x00 13. "INV,Invert" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "RAW,Observe raw signal" "0,1"
|
|
hexmask.long.word 0x00 0.--8. 1. "SELECT,Observe signal selector"
|
|
group.long ($2+0x08)++0x03
|
|
line.long 0x00 "OBSERVE_CONTROL_CLR,Observe control"
|
|
eventfld.long 0x00 24. "OFF,Turn off" "0,1"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DIVIDE,Divider for observe signal"
|
|
newline
|
|
eventfld.long 0x00 15. "RESET,Reset observe divider" "0,1"
|
|
eventfld.long 0x00 13. "INV,Invert" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "RAW,Observe raw signal" "0,1"
|
|
hexmask.long.word 0x00 0.--8. 1. "SELECT,Observe signal selector"
|
|
group.long ($2+0x0C)++0x03
|
|
line.long 0x00 "OBSERVE_CONTROL_TOG,Observe control"
|
|
bitfld.long 0x00 24. "OFF,Turn off" "0,1"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DIVIDE,Divider for observe signal"
|
|
newline
|
|
bitfld.long 0x00 15. "RESET,Reset observe divider" "0,1"
|
|
bitfld.long 0x00 13. "INV,Invert" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "RAW,Observe raw signal" "0,1"
|
|
hexmask.long.word 0x00 0.--8. 1. "SELECT,Observe signal selector"
|
|
rgroup.long ($2+0x20)++0x03
|
|
line.long 0x00 "OBSERVE_STATUS0,Observe status"
|
|
bitfld.long 0x00 24. "OFF,Turn off slice" "0: observe slice is on,1: observe slice is off"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DIVIDE,Divide value status"
|
|
newline
|
|
bitfld.long 0x00 15. "RESET,Reset state" "0: Observe divider is not in reset state,1: Observe divider is in reset state"
|
|
bitfld.long 0x00 13. "INV,Polarity of the observe target" "0: Polarity is not inverted,1: Polarity of the observe target is inverted"
|
|
newline
|
|
bitfld.long 0x00 12. "RAW,Observe raw signal" "0: Divided signal is selected,1: Raw signal is selected"
|
|
hexmask.long.word 0x00 0.--8. 1. "SELECT,Select value"
|
|
group.long ($2+0x30)++0x03
|
|
line.long 0x00 "OBSERVE_AUTHEN,Observe access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0: MODE is not locked,1: MODE is locked"
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0: Clock does not work in domain mode,1: Clock works in domain mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock white list" "0: White list is not locked,1: White list is locked"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,White list" "0: No domain can change,1: Domain 0 can change,2: Domain 1 can change,3: Domain 0 and domain 1 can change,4: Domain 2 can change,?,?,?,?,?,?,?,?,?,?,15: All domain can change"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0: Trustzone setting is not locked,1: Trustzone setting is locked"
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0: Cannot be changed in Non-secure mode,1: Can be changed in Non-secure mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0: Clock cannot be changed in user mode,1: Clock can be changed in user mode"
|
|
group.long ($2+0x34)++0x03
|
|
line.long 0x00 "OBSERVE_AUTHEN_SET,Observe access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock white list" "0,1"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,White list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x38)++0x03
|
|
line.long 0x00 "OBSERVE_AUTHEN_CLR,Observe access control"
|
|
eventfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
eventfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "LOCK_LIST,Lock white list" "0,1"
|
|
eventfld.long 0x00 8.--11. "WHITE_LIST,White list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
eventfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
group.long ($2+0x3C)++0x03
|
|
line.long 0x00 "OBSERVE_AUTHEN_TOG,Observe access control"
|
|
bitfld.long 0x00 20. "LOCK_MODE,Lock low power and access mode" "0,1"
|
|
bitfld.long 0x00 16. "DOMAIN_MODE,Low power and access control by domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,Lock white list" "0,1"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,White list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_TZ,Lock truszone setting" "0,1"
|
|
bitfld.long 0x00 1. "TZ_NS,Non-secure access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TZ_USER,User access" "0,1"
|
|
rgroup.long ($2+0x40)++0x03
|
|
line.long 0x00 "OBSERVE_FREQUENCY_CURRENT,Current frequency detected"
|
|
hexmask.long 0x00 0.--31. 1. "FREQUENCY,Frequency"
|
|
rgroup.long ($2+0x44)++0x03
|
|
line.long 0x00 "OBSERVE_FREQUENCY_MIN,Minimum frequency detected"
|
|
hexmask.long 0x00 0.--31. 1. "FREQUENCY,Frequency"
|
|
rgroup.long ($2+0x48)++0x03
|
|
line.long 0x00 "OBSERVE_FREQUENCY_MAX,Maximum frequency detected"
|
|
hexmask.long 0x00 0.--31. 1. "FREQUENCY,Frequency"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree.end
|
|
tree "CDOG (Code WatchDog Timer)"
|
|
base ad:0x41900000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CONTROL,Control"
|
|
bitfld.long 0x00 30.--31. "DEBUG_HALT_CTRL,DEBUG_HALT control" "?,1: Keep the timer running,2: Stop the timer,?..."
|
|
bitfld.long 0x00 28.--29. "IRQ_PAUSE,IRQ pause control" "?,1: Keep the timer running,2: Stop the timer,?..."
|
|
newline
|
|
bitfld.long 0x00 17.--19. "ADDRESS_CTRL,ADDRESS fault control" "?,1: ENABLE_RESET,2: ENABLE_INTERRUPT,?,4: Disable both reset and interrupt,?..."
|
|
bitfld.long 0x00 14.--16. "STATE_CTRL,STATE fault control" "?,1: ENABLE_RESET,2: ENABLE_INTERRUPT,?,4: Disable both reset and interrupt,?..."
|
|
newline
|
|
bitfld.long 0x00 11.--13. "CONTROL_CTRL,CONTROL fault control" "?,1: ENABLE_RESET,?,?,4: Disable reset,?..."
|
|
bitfld.long 0x00 8.--10. "SEQUENCE_CTRL,SEQUENCE fault control" "?,1: ENABLE_RESET,2: ENABLE_INTERRUPT,?,4: Disable both reset and interrupt,?..."
|
|
newline
|
|
bitfld.long 0x00 5.--7. "MISCOMPARE_CTRL,MISCOMPARE fault control" "?,1: ENABLE_RESET,2: ENABLE_INTERRUPT,?,4: Disable both reset and interrupt,?..."
|
|
bitfld.long 0x00 2.--4. "TIMEOUT_CTRL,TIMEOUT fault control" "?,1: ENABLE_RESET,2: ENABLE_INTERRUPT,?,4: Disable both reset and interrupt,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--1. "LOCK_CTRL,Lock control" "?,1: LOCKED,2: UNLOCKED,?..."
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "RELOAD,Instruction Timer reload"
|
|
hexmask.long 0x00 0.--31. 1. "RLOAD,Instruction Timer reload value"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "INSTRUCTION_TIMER,Instruction Timer"
|
|
hexmask.long 0x00 0.--31. 1. "INSTIM,Current value of the Instruction Timer"
|
|
wgroup.long 0x0C++0x03
|
|
line.long 0x00 "SECURE_COUNTER,Secure Counter"
|
|
hexmask.long 0x00 0.--31. 1. "SECCNT,Secure Counter"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "STATUS,Status 1"
|
|
bitfld.long 0x00 28.--31. "CURST,Current State" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.byte 0x00 16.--23. 1. "NUMILSEQF,Number of SEQUENCE faults since the last POR"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "NUMMISCOMPF,Number of MISCOMPARE faults since the last POR"
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUMTOF,Number of TIMEOUT faults since the last POR"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "STATUS2,Status 2"
|
|
hexmask.long.byte 0x00 16.--23. 1. "NUMILLA,Number of ADDRESS faults since the last POR"
|
|
hexmask.long.byte 0x00 8.--15. 1. "NUMILLSTF,Number of STATE faults since the last POR"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUMCNTF,Number of CONTROL faults since the last POR"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "FLAGS,Flags"
|
|
bitfld.long 0x00 16. "POR_FLAG,Power-on reset flag" "0: A Power-on reset event has not occurred,1: A Power-on reset event has occurred"
|
|
bitfld.long 0x00 5. "ADDR_FLAG,ADDRESS fault flag" "0: An ADDRESS fault has not occurred,1: An ADDRESS fault has occurred"
|
|
newline
|
|
bitfld.long 0x00 4. "STATE_FLAG,STATE fault flag" "0: A STATE fault has not occurred,1: A STATE fault has occurred"
|
|
bitfld.long 0x00 3. "CNT_FLAG,CONTROL fault flag" "0: A CONTROL fault has not occurred,1: A CONTROL fault has occurred"
|
|
newline
|
|
bitfld.long 0x00 2. "SEQ_FLAG,SEQUENCE fault flag" "0: A SEQUENCE fault has not occurred,1: A SEQUENCE fault has occurred"
|
|
bitfld.long 0x00 1. "MISCOM_FLAG,MISCOMPARE fault flag" "0: A MISCOMPARE fault has not occurred,1: A MISCOMPARE fault has occurred"
|
|
newline
|
|
bitfld.long 0x00 0. "TO_FLAG,TIMEOUT fault flag" "0: A TIMEOUT fault has not occurred,1: A TIMEOUT fault has occurred"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "PERSISTENT,Persistent Data Storage"
|
|
hexmask.long 0x00 0.--31. 1. "PERSIS,Persistent Storage"
|
|
wgroup.long 0x20++0x03
|
|
line.long 0x00 "START,START Command"
|
|
hexmask.long 0x00 0.--31. 1. "STRT,Start command"
|
|
wgroup.long 0x24++0x03
|
|
line.long 0x00 "STOP,STOP Command"
|
|
hexmask.long 0x00 0.--31. 1. "STP,Stop command"
|
|
wgroup.long 0x28++0x03
|
|
line.long 0x00 "RESTART,RESTART Command"
|
|
hexmask.long 0x00 0.--31. 1. "RSTRT,Restart command"
|
|
wgroup.long 0x2C++0x03
|
|
line.long 0x00 "ADD,ADD Command"
|
|
hexmask.long 0x00 0.--31. 1. "AD,ADD Write Value"
|
|
wgroup.long 0x30++0x03
|
|
line.long 0x00 "ADD1,ADD1 Command"
|
|
hexmask.long 0x00 0.--31. 1. "AD1,ADD 1"
|
|
wgroup.long 0x34++0x03
|
|
line.long 0x00 "ADD16,ADD16 Command"
|
|
hexmask.long 0x00 0.--31. 1. "AD16,ADD 16"
|
|
wgroup.long 0x38++0x03
|
|
line.long 0x00 "ADD256,ADD256 Command"
|
|
hexmask.long 0x00 0.--31. 1. "AD256,ADD 256"
|
|
wgroup.long 0x3C++0x03
|
|
line.long 0x00 "SUB,SUB Command"
|
|
hexmask.long 0x00 0.--31. 1. "S0B,Subtract Write Value"
|
|
wgroup.long 0x40++0x03
|
|
line.long 0x00 "SUB1,SUB1 Command"
|
|
hexmask.long 0x00 0.--31. 1. "S1B,Subtract 1"
|
|
wgroup.long 0x44++0x03
|
|
line.long 0x00 "SUB16,SUB16 Command"
|
|
hexmask.long 0x00 0.--31. 1. "SB16,Subtract 16"
|
|
wgroup.long 0x48++0x03
|
|
line.long 0x00 "SUB256,SUB256 Command"
|
|
hexmask.long 0x00 0.--31. 1. "SB256,Subtract 256"
|
|
tree.end
|
|
sif cpuis("IMXRT1171")||cpuis("IMXRT1172")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1175-CM7")||cpuis("IMXRT1176-CM7")
|
|
tree "CM7_MCM (ARM Cortex-M7 Miscellaneous Control Module)"
|
|
base ad:0xE0080000
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ISCR,Interrupt Status and Control Register"
|
|
bitfld.long 0x00 31. "FIDCE,FPU Input Denormal Interrupt Enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 28. "FIXCE,FPU Inexact Interrupt Enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 27. "FUFCE,FPU Underflow Interrupt Enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 26. "FOFCE,FPU Overflow Interrupt Enable" "0: Disable interrupt,1: Enable interrupt"
|
|
newline
|
|
bitfld.long 0x00 25. "FDZCE,FPU Divide-by-Zero Interrupt Enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 24. "FIOCE,FPU Invalid Operation Interrupt Enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 21. "WABE,TCM Write Abort Interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
rbitfld.long 0x00 15. "FIDC,FPU Input Denormal Interrupt Status" "0: No interrupt,1: Interrupt occured"
|
|
newline
|
|
rbitfld.long 0x00 12. "FIXC,FPU Inexact Interrupt Status" "0: No interrupt,1: Interrupt occured"
|
|
rbitfld.long 0x00 11. "FUFC,FPU Underflow Interrupt Status" "0: No interrupt,1: Interrupt occured"
|
|
rbitfld.long 0x00 10. "FOFC,FPU Overflow interrupt status" "0: No interrupt,1: Interrupt occured"
|
|
rbitfld.long 0x00 9. "FDZC,FPU Divide-by-Zero Interrupt Status" "0: No interrupt,1: Interrupt occured"
|
|
newline
|
|
rbitfld.long 0x00 8. "FIOC,FPU Invalid Operation interrupt Status" "0: No interrupt,1: Interrupt occured"
|
|
rbitfld.long 0x00 6. "WABSO,Write Abort on Slave Overrun" "0: No write abort overrun,1: Write abort overrun occurred"
|
|
eventfld.long 0x00 5. "WABS,Write Abort on Slave" "0: No abort,1: abort"
|
|
tree.end
|
|
endif
|
|
tree "CMP (Comparator)"
|
|
repeat 4. (list 1. 2. 3. 4.) (list ad:0x401A4000 ad:0x401A8000 ad:0x401AC000 ad:0x401B0000)
|
|
tree "CMP$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Specification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter Register"
|
|
hexmask.long 0x00 0.--31. 1. "PARAM,Parameter Registers"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "C0,CMP Control Register 0"
|
|
bitfld.long 0x00 31. "LINKEN,CMP to DAC link enable" "0: CMP to DAC link is disabled,1: CMP to DAC link is enabled"
|
|
bitfld.long 0x00 30. "DMAEN,DMA Enable" "0: DMA is disabled,1: DMA is enabled"
|
|
newline
|
|
bitfld.long 0x00 28. "IER,Comparator Interrupt Enable Rising" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 27. "IEF,Comparator Interrupt Enable Falling" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
eventfld.long 0x00 26. "CFR,Analog Comparator Flag Rising" "0: A rising edge has not been detected on COUT,1: A rising edge on COUT has occurred"
|
|
eventfld.long 0x00 25. "CFF,Analog Comparator Flag Falling" "0: A falling edge has not been detected on COUT,1: A falling edge on COUT has occurred"
|
|
newline
|
|
rbitfld.long 0x00 24. "COUT,Analog Comparator Output" "0,1"
|
|
hexmask.long.byte 0x00 16.--23. 1. "FPR,Filter Sample Period"
|
|
newline
|
|
bitfld.long 0x00 15. "SE,Sample Enable" "0: Sampling mode is not selected,1: Sampling mode is selected"
|
|
bitfld.long 0x00 14. "WE,Windowing Enable" "0: Windowing mode is not selected,1: Windowing mode is selected"
|
|
newline
|
|
bitfld.long 0x00 12. "PMODE,Power Mode Select" "0: Low Speed (LS) comparison mode is selected,1: High Speed (HS) comparison mode is selected"
|
|
bitfld.long 0x00 11. "INVT,Comparator invert" "0: Does not invert the comparator output,1: Inverts the comparator output"
|
|
newline
|
|
bitfld.long 0x00 10. "COS,Comparator Output Select" "0: Set CMPO to equal COUT (filtered comparator..,1: Set CMPO to equal COUTA (unfiltered.."
|
|
bitfld.long 0x00 9. "OPE,Comparator Output Pin Enable" "0: When OPE is 0 the comparator output (after..,1: When OPE is 1 and if the software has.."
|
|
newline
|
|
bitfld.long 0x00 8. "EN,Comparator Module Enable" "0: Analog Comparator is disabled,1: Analog Comparator is enabled"
|
|
bitfld.long 0x00 4.--6. "FILTER_CNT,Filter Sample Count" "0: Filter is disabled,1: 1 consecutive sample must agree (comparator..,2: 2 consecutive samples must agree,3: 3 consecutive samples must agree,4: 4 consecutive samples must agree,5: 5 consecutive samples must agree,6: 6 consecutive samples must agree,7: 7 consecutive samples must agree"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "HYSTCTR,Comparator hard block hysteresis control" "0: The hard block output has level 0 hysteresis..,1: The hard block output has level 1 hysteresis..,2: The hard block output has level 2 hysteresis..,3: The hard block output has level 3 hysteresis.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "C1,CMP Control Register 1"
|
|
bitfld.long 0x00 28.--30. "PSEL,Plus Input MUX Control" "0: Internal Positive Input 0 for Plus Channel --..,1: External Input 1 for Plus Channel --..,2: External Input 2 for Plus Channel --..,3: External Input 3 for Plus Channel --..,4: External Input 4 for Plus Channel --..,5: External Input 5 for Plus Channel --..,6: External Input 6 for Plus Channel --..,7: Internal 8b DAC output"
|
|
bitfld.long 0x00 24.--26. "MSEL,Minus Input MUX Control" "0: Internal Negative Input 0 for Minus Channel..,1: External Input 1 for Minus Channel --..,2: External Input 2 for Minus Channel --..,3: External Input 3 for Minus Channel --..,4: External Input 4 for Minus Channel --..,5: External Input 5 for Minus Channel --..,6: External Input 6 for Minus Channel --..,7: Internal 8b DAC output"
|
|
newline
|
|
bitfld.long 0x00 21. "CHN5,Channel 5 input enable" "0,1"
|
|
bitfld.long 0x00 20. "CHN4,Channel 4 input enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "CHN3,Channel 3 input enable" "0,1"
|
|
bitfld.long 0x00 18. "CHN2,Channel 2 input enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "CHN1,Channel 1 input enable" "0,1"
|
|
bitfld.long 0x00 16. "CHN0,Channel 0 input enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "DACEN,DAC Enable" "0: DAC is disabled,1: DAC is enabled"
|
|
bitfld.long 0x00 9. "VRSEL,Supply Voltage Reference Source Select" "0: Vin1 is selected as resistor ladder network..,1: Vin2 is selected as resistor ladder network.."
|
|
newline
|
|
bitfld.long 0x00 8. "DMODE,DAC Mode Selection" "0: DAC is selected to work in low speed and low..,1: DAC is selected to work in high speed high.."
|
|
hexmask.long.byte 0x00 0.--7. 1. "VOSEL,DAC Output Voltage Select"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "C2,CMP Control Register 2"
|
|
bitfld.long 0x00 30. "RRIE,Round-Robin interrupt enable" "0: The round-robin interrupt is disabled,1: The round-robin interrupt is enabled when a.."
|
|
bitfld.long 0x00 29. "FXMP,Fixed MUX Port" "0: The Plus port is fixed,1: The Minus port is fixed"
|
|
newline
|
|
bitfld.long 0x00 25.--27. "FXMXCH,Fixed channel selection" "0: External Reference Input 0 is selected as the..,1: External Reference Input 1 is selected as the..,2: External Reference Input 2 is selected as the..,3: External Reference Input 3 is selected as the..,4: External Reference Input 4 is selected as the..,5: External Reference Input 5 is selected as the..,?,7: The 8bit DAC is selected as the fixed.."
|
|
eventfld.long 0x00 21. "CH5F,CH5F" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20. "CH4F,CH4F" "0,1"
|
|
eventfld.long 0x00 19. "CH3F,CH3F" "0,1"
|
|
newline
|
|
eventfld.long 0x00 18. "CH2F,CH2F" "0,1"
|
|
eventfld.long 0x00 17. "CH1F,CH1F" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "CH0F,CH0F" "0,1"
|
|
bitfld.long 0x00 14.--15. "NSAM,Number of sample clocks" "0: The comparison result is sampled as soon as..,1: The sampling takes place 1 round-robin clock..,2: The sampling takes place 2 round-robin clock..,3: The sampling takes place 3 round-robin clock.."
|
|
newline
|
|
bitfld.long 0x00 8.--13. "INITMOD,Comparator and DAC initialization delay modulus" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 0.--5. "ACOn,ACOn" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "C3,CMP Control Register 3"
|
|
bitfld.long 0x00 28. "PCHCTEN,Positive Channel Continuous Mode Enable" "0: Positive channel is in Discrete Mode and..,1: Positive channel is in Continuous Mode and no.."
|
|
bitfld.long 0x00 24. "NCHCTEN,Negative Channel Continuous Mode Enable" "0: Negative channel is in Discrete Mode and..,1: Negative channel is in Continuous Mode and no.."
|
|
newline
|
|
bitfld.long 0x00 20. "RDIVE,Resistor Divider Enable" "0: The resistor is not enabled even when either..,1: The resistor is enabled because the inputs.."
|
|
bitfld.long 0x00 16. "DMCS,Discrete Mode Clock Selection" "0: Slow clock is selected for the timing..,1: Fast clock is selected for the timing.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "ACSAT,Analog Comparator Sampling Time control" "0: The sampling time equals to T,1: The sampling time equasl to 2*T,2: The sampling time equasl to 4*T,3: The sampling time equasl to 8*T,4: The sampling time equasl to 16*T,5: The sampling time equasl to 32*T,6: The sampling time equasl to 64*T,7: The sampling time equasl to 256*T"
|
|
bitfld.long 0x00 8.--10. "ACPH1TC,Analog Comparator Phase1 Timing Control" "0: Phase1 active time in one sampling period..,1: Phase1 active time in one sampling period..,2: Phase1 active time in one sampling period..,3: Phase1 active time in one sampling period..,4: Phase1 active time in one sampling period..,5: Phase1 active time in one sampling period..,6: Phase1 active time in one sampling period..,7: Phase1 active time in one sampling period.."
|
|
newline
|
|
bitfld.long 0x00 4.--6. "ACPH2TC,Analog Comparator Phase2 Timing Control" "0: Phase2 active time in one sampling period..,1: Phase2 active time in one sampling period..,2: Phase2 active time in one sampling period..,3: Phase2 active time in one sampling period..,4: Phase2 active time in one sampling period..,5: Phase2 active time in one sampling period..,6: Phase2 active time in one sampling period..,7: Phase2 active time in one sampling period.."
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
sif cpuis("IMXRT1172")||cpuis("IMXRT1173-CM4")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1176-CM4")||cpuis("IMXRT1176-CM7")
|
|
tree "CSI (CMOS Sensor Interface)"
|
|
base ad:0x40800000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CR1,CSI Control Register 1"
|
|
bitfld.long 0x00 31. "SWAP16_EN,SWAP 16-Bit Enable" "0: Disable swapping,1: Enable swapping"
|
|
newline
|
|
bitfld.long 0x00 30. "EXT_VSYNC,External VSYNC Enable" "0: Internal VSYNC mode,1: External VSYNC mode"
|
|
newline
|
|
bitfld.long 0x00 29. "EOF_INT_EN,End-of-Frame Interrupt Enable" "0: EOF interrupt is disabled,1: EOF interrupt is generated when RX count.."
|
|
newline
|
|
bitfld.long 0x00 27. "VIDEO_MODE,Video mode select" "0: Progressive mode is selected,1: Interlace mode is selected"
|
|
newline
|
|
bitfld.long 0x00 26. "COF_INT_EN,Change Of Image Field (COF) Interrupt Enable" "0: COF interrupt is disabled,1: COF interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "SF_OR_INTEN,STAT FIFO Overrun Interrupt Enable" "0: STATFIFO overrun interrupt is disabled,1: STATFIFO overrun interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 24. "RF_OR_INTEN,RxFIFO Overrun Interrupt Enable" "0: RxFIFO overrun interrupt is disabled,1: RxFIFO overrun interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 22. "SFF_DMA_DONE_INTEN,STATFIFO DMA Transfer Done Interrupt Enable" "0: STATFIFO DMA Transfer Done interrupt disable,1: STATFIFO DMA Transfer Done interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 21. "STATFF_INTEN,STATFIFO Full Interrupt Enable" "0: STATFIFO full interrupt disable,1: STATFIFO full interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 20. "FB2_DMA_DONE_INTEN,Frame Buffer2 DMA Transfer Done Interrupt Enable" "0: Frame Buffer2 DMA Transfer Done interrupt..,1: Frame Buffer2 DMA Transfer Done interrupt.."
|
|
newline
|
|
bitfld.long 0x00 19. "FB1_DMA_DONE_INTEN,Frame Buffer1 DMA Transfer Done Interrupt Enable" "0: Frame Buffer1 DMA Transfer Done interrupt..,1: Frame Buffer1 DMA Transfer Done interrupt.."
|
|
newline
|
|
bitfld.long 0x00 18. "RXFF_INTEN,RxFIFO Full Interrupt Enable" "0: RxFIFO full interrupt disable,1: RxFIFO full interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 17. "SOF_POL,SOF Interrupt Polarity" "0: SOF interrupt is generated on SOF falling edge,1: SOF interrupt is generated on SOF rising edge"
|
|
newline
|
|
bitfld.long 0x00 16. "SOF_INTEN,Start Of Frame (SOF) Interrupt Enable" "0: SOF interrupt disable,1: SOF interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 12. "HISTOGRAM_CALC_DONE_IE,Histogram Interrupt Enable" "0: Histogram done interrupt disable,1: Histogram done interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 11. "HSYNC_POL,HSYNC Polarity Select" "0: HSYNC is active low,1: HSYNC is active high"
|
|
newline
|
|
bitfld.long 0x00 10. "CCIR_EN,BT.656 Interface Enable" "0: Traditional interface is selected,1: BT.656 interface is selected"
|
|
newline
|
|
bitfld.long 0x00 8. "FCC,FIFO Clear Control" "0: Asynchronous FIFO clear is selected,1: Synchronous FIFO clear is selected"
|
|
newline
|
|
bitfld.long 0x00 7. "PACK_DIR,Data Packing Direction" "0: Pack from LSB first,1: Pack from MSB first"
|
|
newline
|
|
bitfld.long 0x00 6. "CLR_STATFIFO,Asynchronous STATFIFO Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CLR_RXFIFO,Asynchronous RXFIFO Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "GCLK_MODE,Gated Clock Mode Enable" "0: Non-gated clock mode,1: Gated clock mode"
|
|
newline
|
|
bitfld.long 0x00 3. "INV_DATA,Invert Data Input" "0: CSI_D[7:0] data lines are directly applied to..,1: CSI_D[7:0] data lines are inverted before.."
|
|
newline
|
|
bitfld.long 0x00 2. "INV_PCLK,Invert Pixel Clock Input" "0: CSI_PIXCLK is directly applied to internal..,1: CSI_PIXCLK is inverted before applied to.."
|
|
newline
|
|
bitfld.long 0x00 1. "REDGE,Valid Pixel Clock Edge Select" "0: Pixel data is latched at the falling edge of..,1: Pixel data is latched at the rising edge of.."
|
|
newline
|
|
bitfld.long 0x00 0. "PIXEL_BIT,Pixel Bit" "0: 8-bit data for each pixel,1: 10-bit data for each pixel"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CR2,CSI Control Register 2"
|
|
bitfld.long 0x00 30.--31. "DMA_BURST_TYPE_RFF,Burst Type of DMA Transfer from RxFIFO" "0: DMA_BURST_TYPE_RFF_0,1: DMA_BURST_TYPE_RFF_1,2: DMA_BURST_TYPE_RFF_0,3: DMA_BURST_TYPE_RFF_3"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DMA_BURST_TYPE_SFF,Burst Type of DMA Transfer from STATFIFO" "0: DMA_BURST_TYPE_SFF_0,1: DMA_BURST_TYPE_SFF_1,2: DMA_BURST_TYPE_SFF_0,3: DMA_BURST_TYPE_SFF_3"
|
|
newline
|
|
bitfld.long 0x00 26. "DRM,Double Resolution Mode" "0: Stats grid of 8 x 6,1: Stats grid of 8 x 12"
|
|
newline
|
|
bitfld.long 0x00 24.--25. "AFS,Auto Focus Spread" "0: Abs Diff on consecutive green pixels,1: Abs Diff on every third green pixels,2: Abs Diff on every four green pixels,3: Abs Diff on every four green pixels"
|
|
newline
|
|
bitfld.long 0x00 23. "SCE,Skip Count Enable" "0: Skip count disable,1: Skip count enable"
|
|
newline
|
|
bitfld.long 0x00 19.--20. "BTS,Bayer Tile Start" "0: BTS_0,1: BTS_1,2: BTS_2,3: BTS_3"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "LVRM,Live View Resolution Mode" "0: 512 x 384,1: 448 x 336,2: 384 x 288,3: 384 x 256,4: 320 x 240,5: 288 x 216,6: 400 x 300,?..."
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "VSC,Vertical Skip Count"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "HSC,Horizontal Skip Count"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CR3,CSI Control Register 3"
|
|
hexmask.long.word 0x00 16.--31. 1. "FRMCNT,Frame Counter"
|
|
newline
|
|
bitfld.long 0x00 15. "FRMCNT_RST,Frame Count Reset" "0: FRMCNT_RST_0,1: Reset frame counter immediately"
|
|
newline
|
|
bitfld.long 0x00 14. "DMA_REFLASH_RFF,Reflash DMA Controller for RxFIFO" "0: DMA_REFLASH_RFF_0,1: Reflash the embedded DMA controller"
|
|
newline
|
|
bitfld.long 0x00 13. "DMA_REFLASH_SFF,Reflash DMA Controller for STATFIFO" "0: DMA_REFLASH_SFF_0,1: Reflash the embedded DMA controller"
|
|
newline
|
|
bitfld.long 0x00 12. "DMA_REQ_EN_RFF,DMA Request Enable for RxFIFO" "0: Disable the dma request,1: Enable the dma request"
|
|
newline
|
|
bitfld.long 0x00 11. "DMA_REQ_EN_SFF,DMA Request Enable for STATFIFO" "0: Disable the dma request,1: Enable the dma request"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "STATFF_LEVEL,STATFIFO Full Level" "0: STATFF_LEVEL_0,1: STATFF_LEVEL_1,2: 12 Double words,3: 16 Double words,4: 24 Double words,5: 32 Double words,6: 48 Double words,7: 64 Double words"
|
|
newline
|
|
bitfld.long 0x00 7. "HRESP_ERR_EN,Hresponse Error Enable" "0: Disable hresponse error interrupt,1: Enable hresponse error interrupt"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "RxFF_LEVEL,RxFIFO Full Level" "0: 4 Double words,1: 8 Double words,2: 16 Double words,3: 24 Double words,4: 32 Double words,5: 48 Double words,6: 64 Double words,7: 96 Double words"
|
|
newline
|
|
bitfld.long 0x00 3. "SENSOR_16BITS,16-bit Sensor Mode" "0: Only one 8-bit sensor is connected,1: One 16-bit sensor is connected"
|
|
newline
|
|
bitfld.long 0x00 2. "ZERO_PACK_EN,Dummy Zero Packing Enable" "0: Zero packing disabled,1: Zero packing enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ECC_INT_EN,Error Detection Interrupt Enable" "0: No interrupt is generated when error is..,1: Interrupt is generated when error is detected"
|
|
newline
|
|
bitfld.long 0x00 0. "ECC_AUTO_EN,Automatic Error Correction Enable" "0: Auto Error correction is disabled,1: Auto Error correction is enabled"
|
|
rgroup.long 0x0C++0x03
|
|
line.long 0x00 "STATFIFO,CSI Statistic FIFO Register"
|
|
hexmask.long 0x00 0.--31. 1. "STAT,Static data from sensor"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "RFIFO,CSI RX FIFO Register"
|
|
hexmask.long 0x00 0.--31. 1. "IMAGE,Received image data"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "RXCNT,CSI RX Count Register"
|
|
hexmask.long.tbyte 0x00 0.--21. 1. "RXCNT,RxFIFO Count"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SR,CSI Status Register"
|
|
bitfld.long 0x00 28. "BASEADDR_CHHANGE_ERROR,When using base address switching enable this bit will be 1 when switching occur before DMA complete" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "DMA_FIELD0_DONE,When DMA field 0 is complete this bit will be set to 1(clear by writing 1)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DMA_FIELD1_DONE,When DMA field 1 is complete this bit will be set to 1(clear by writing 1)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "SF_OR_INT,STATFIFO Overrun Interrupt Status" "0: STATFIFO has not overflowed,1: STATFIFO has overflowed"
|
|
newline
|
|
bitfld.long 0x00 24. "RF_OR_INT,RxFIFO Overrun Interrupt Status" "0: RXFIFO has not overflowed,1: RXFIFO has overflowed"
|
|
newline
|
|
bitfld.long 0x00 22. "DMA_TSF_DONE_SFF,DMA Transfer Done from StatFIFO" "0: DMA transfer is not completed,1: DMA transfer is completed"
|
|
newline
|
|
bitfld.long 0x00 21. "STATFF_INT,STATFIFO Full Interrupt Status" "0: STATFIFO is not full,1: STATFIFO is full"
|
|
newline
|
|
bitfld.long 0x00 20. "DMA_TSF_DONE_FB2,DMA Transfer Done in Frame Buffer2" "0: DMA transfer is not completed,1: DMA transfer is completed"
|
|
newline
|
|
bitfld.long 0x00 19. "DMA_TSF_DONE_FB1,DMA Transfer Done in Frame Buffer1" "0: DMA transfer is not completed,1: DMA transfer is completed"
|
|
newline
|
|
bitfld.long 0x00 18. "RxFF_INT,RXFIFO Full Interrupt Status" "0: RxFIFO is not full,1: RxFIFO is full"
|
|
newline
|
|
bitfld.long 0x00 17. "EOF_INT,End of Frame (EOF) Interrupt Status" "0: EOF is not detected,1: EOF is detected"
|
|
newline
|
|
bitfld.long 0x00 16. "SOF_INT,Start of Frame Interrupt Status" "0: SOF is not detected,1: SOF is detected"
|
|
newline
|
|
bitfld.long 0x00 15. "F2_INT,BT" "0: Field 2 of video is not detected,1: Field 2 of video is about to start"
|
|
newline
|
|
bitfld.long 0x00 14. "F1_INT,BT" "0: Field 1 of video is not detected,1: Field 1 of video is about to start"
|
|
newline
|
|
bitfld.long 0x00 13. "COF_INT,Change Of Field Interrupt Status" "0: Video field has no change,1: Change of video field is detected"
|
|
newline
|
|
bitfld.long 0x00 7. "HRESP_ERR_INT,Hresponse Error Interrupt Status" "0: No hresponse error,1: Hresponse error is detected"
|
|
newline
|
|
bitfld.long 0x00 2. "HISTOGRAM_CALC_DONE_INT,no description available" "0: Histogram calculation is not finished,1: Histogram calculation is done and driver can.."
|
|
newline
|
|
bitfld.long 0x00 1. "ECC_INT,BT" "0: No error detected,1: Error is detected in BT.656 coding"
|
|
newline
|
|
bitfld.long 0x00 0. "DRDY,RXFIFO Data Ready" "0: No data (word) is ready,1: At least 1 datum (word) is ready in RXFIFO"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DMASA_STATFIFO,CSI DMA Start Address Register - for STATFIFO"
|
|
hexmask.long 0x00 2.--31. 1. "DMA_START_ADDR_SFF,DMA Start Address for STATFIFO"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "DMATS_STATFIFO,CSI DMA Transfer Size Register - for STATFIFO"
|
|
hexmask.long 0x00 0.--31. 1. "DMA_TSF_SIZE_SFF,DMA Transfer Size for STATFIFO"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DMASA_FB1,CSI DMA Start Address Register - for Frame Buffer1"
|
|
hexmask.long 0x00 2.--31. 1. "DMA_START_ADDR_FB1,DMA Start Address in Frame Buffer1"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "DMASA_FB2,CSI DMA Transfer Size Register - for Frame Buffer2"
|
|
hexmask.long 0x00 2.--31. 1. "DMA_START_ADDR_FB2,DMA Start Address in Frame Buffer2"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "FBUF_PARA,CSI Frame Buffer Parameter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "DEINTERLACE_STRIDE,DEINTERLACE_STRIDE is only used in the deinterlace mode"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FBUF_STRIDE,Frame Buffer Parameter"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "IMAG_PARA,CSI Image Parameter Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "IMAGE_WIDTH,This field indicates the number of active pixel cycles per line"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "IMAGE_HEIGHT,Image Height"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "CR18,CSI Control Register 18"
|
|
bitfld.long 0x00 31. "CSI_ENABLE,CSI global enable signal" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 25.--30. "MIPI_DATA_FORMAT,Image Data Format" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 24. "LINE_STRIDE_EN,When the line width are not the multiple of the burst length assert this bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "DATA_FROM_MIPI,no description available" "0: Data from parallel sensor,1: DATA_FROM_MIPI_1"
|
|
newline
|
|
bitfld.long 0x00 21. "MIPI_YU_SWAP,It only works in MIPI CSI YUV422 double component mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "MIPI_DOUBLE_CMPNT,Double component per clock cycle in YUV422 formats" "0: Single component per clock cycle (half pixel..,1: Double component per clock cycle (a pixel per.."
|
|
newline
|
|
bitfld.long 0x00 18.--19. "MASK_OPTION,These bits used to choose the method to mask the CSI input" "0: Writing to memory (OCRAM or external DDR)..,1: Writing to memory when CSI_ENABLE is 1,2: Writing to memory from second completely..,3: Writing to memory when data comes in not.."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AHB_HPROT,Hprot value in AHB bus protocol" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10. "RGB888A_FORMAT_SEL,Output is 32-bit format" "0: RGB888A_FORMAT_SEL_0,1: RGB888A_FORMAT_SEL_1"
|
|
newline
|
|
bitfld.long 0x00 9. "BASEADDR_CHANGE_ERROR_IE,Base address change error interrupt enable signal" "0: BASEADDR_CHANGE_ERROR_IE_0,1: BASEADDR_CHANGE_ERROR_IE_1"
|
|
newline
|
|
bitfld.long 0x00 8. "LAST_DMA_REQ_SEL,Choosing the last DMA request condition" "0: LAST_DMA_REQ_SEL_0,1: LAST_DMA_REQ_SEL_1"
|
|
newline
|
|
bitfld.long 0x00 7. "DMA_FIELD1_DONE_IE,When in interlace mode field 1 done interrupt enable" "0: DMA_FIELD1_DONE_IE_0,1: DMA_FIELD1_DONE_IE_1"
|
|
newline
|
|
bitfld.long 0x00 6. "FIELD0_DONE_IE,In interlace mode field 0 means interrupt enabled" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "BASEADDR_SWITCH_SEL,CSI 2 base addresses switching method" "0: Switching base address at the edge of the vsync,1: Switching base address at the edge of the.."
|
|
newline
|
|
bitfld.long 0x00 4. "BASEADDR_SWITCH_EN,When this bit is enabled CSI DMA will switch the base address according to BASEADDR_SWITCH_SEL rather than automatically by DMA completed" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "PARALLEL24_EN,Enable bit for Parallel RGB888/YUV444 24bit input" "0: Input is disabled,1: Input is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "DEINTERLACE_EN,This bit is used to select the output method When input is TVDECODER or standard BT.656 video" "0: Deinterlace disabled,1: Deinterlace enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TVDECODER_IN_EN,When input is from TV decoder this bit is enabled" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "NTSC_EN,This bit is used to select NTSC/PAL mode When input is TVDECODER or standard BT.656 video" "0: NTSC_EN_0,1: NTSC_EN_1"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "CR19,CSI Control Register 19"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DMA_RFIFO_HIGHEST_FIFO_LEVEL,This byte stores the highest FIFO level achieved by CSI FIFO timely and will be clear by writing 8'ff to it"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "CR20,CSI Control Register 20"
|
|
bitfld.long 0x00 31. "QRCODE_EN,Gray scale mode enable" "0: QRCODE_EN_0,1: Gray scale mode"
|
|
newline
|
|
bitfld.long 0x00 30. "HISTOGRAM_EN,Histogram enable" "0: Histogram disable,1: Histogram enable"
|
|
newline
|
|
bitfld.long 0x00 29. "_10BIT_NEW_EN,no description available" "0: When input 8bits data it will use the data[9:2],1: If input is 10bits data it will use the.."
|
|
newline
|
|
bitfld.long 0x00 12. "BIG_END,no description available" "0: The newest (most recent) data will be..,1: The newest (most recent) data will be.."
|
|
newline
|
|
bitfld.long 0x00 9.--11. "QR_DATA_FORMAT,no description available" "0: YU YV one cycle per 1 pixel input,1: UY VY one cycle per1 pixel input,2: Y U Y V two cycles per 1 pixel input,3: U Y V Y two cycles per 1 pixel input,4: YUV one cycle per 1 pixel input,5: Y U V three cycles per 1 pixel input,?..."
|
|
newline
|
|
bitfld.long 0x00 8. "BINARY_EN,no description available" "0: Output is Y8 format(8 bits each pixel),1: Output is Y1 format(1 bit each pixel)"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "THRESHOLD,THRESHOLD used for binary function"
|
|
repeat 16. (strings "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" "32" "33" "34" "35" "36" )(list 0x0 0x4 0x8 0xC 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x54)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" "48" "49" "50" "51" "52" )(list 0x0 0x4 0x8 0xC 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x94)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "53" "54" "55" "56" "57" "58" "59" "60" "61" "62" "63" "64" "65" "66" "67" "68" )(list 0x0 0x4 0x8 0xC 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0xD4)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "69" "70" "71" "72" "73" "74" "75" "76" "77" "78" "79" "80" "81" "82" "83" "84" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x114)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "85" "86" "87" "88" "89" "90" "91" "92" "93" "94" "95" "96" "97" "98" "99" "100" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x154)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "101" "102" "103" "104" "105" "106" "107" "108" "109" "110" "111" "112" "113" "114" "115" "116" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x194)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "117" "118" "119" "120" "121" "122" "123" "124" "125" "126" "127" "128" "129" "130" "131" "132" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x1D4)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "133" "134" "135" "136" "137" "138" "139" "140" "141" "142" "143" "144" "145" "146" "147" "148" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x214)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "149" "150" "151" "152" "153" "154" "155" "156" "157" "158" "159" "160" "161" "162" "163" "164" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x254)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "165" "166" "167" "168" "169" "170" "171" "172" "173" "174" "175" "176" "177" "178" "179" "180" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x294)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "181" "182" "183" "184" "185" "186" "187" "188" "189" "190" "191" "192" "193" "194" "195" "196" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x2D4)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "197" "198" "199" "200" "201" "202" "203" "204" "205" "206" "207" "208" "209" "210" "211" "212" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x314)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "213" "214" "215" "216" "217" "218" "219" "220" "221" "222" "223" "224" "225" "226" "227" "228" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x354)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "229" "230" "231" "232" "233" "234" "235" "236" "237" "238" "239" "240" "241" "242" "243" "244" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x394)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "245" "246" "247" "248" "249" "250" "251" "252" "253" "254" "255" "256" "257" "258" "259" "260" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x3D4)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
repeat 16. (strings "261" "262" "263" "264" "265" "266" "267" "268" "269" "270" "271" "272" "273" "274" "275" "276" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x414)++0x03
|
|
line.long 0x00 "CR$1,CSI Control Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL_COUNTERS,Number of pixels (Y component of the input pixel) equals: 0 (CSICR21) 1 (CSICR22)"
|
|
repeat.end
|
|
tree.end
|
|
endif
|
|
tree "DAC (Digital-to-analog Converter)"
|
|
base ad:0x40064000
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version Identifier Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major version number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor version number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Identification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter Register"
|
|
bitfld.long 0x00 0.--2. "FIFOSZ,FIFO size" "0: FIFO depth is 2,1: FIFO depth is 4,2: FIFO depth is 8,3: FIFO depth is 16,4: FIFO depth is 32,5: FIFO depth is 64,6: FIFO depth is 128,7: FIFO depth is 256"
|
|
wgroup.long 0x08++0x03
|
|
line.long 0x00 "DATA,DAC Data Register"
|
|
hexmask.long.word 0x00 0.--11. 1. "DATA0,FIFO DATA0"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CR,DAC Status and Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "WML,Watermark Level Select"
|
|
bitfld.long 0x00 23. "DMAEN,DMA Enable Select" "0: DMA is disabled,1: DMA is enabled"
|
|
newline
|
|
bitfld.long 0x00 22. "SWRST,Software reset" "0,1"
|
|
bitfld.long 0x00 21. "FIFORST,FIFO Reset" "0: FIFORST_0,1: FIFO reset"
|
|
newline
|
|
bitfld.long 0x00 18. "UVIE,Underflow and overflow interrupt enable" "0: Underflow and overflow interrupt is disabled,1: Underflow and overflow interrupt is enabled"
|
|
bitfld.long 0x00 17. "SWMD,DAC FIFO Mode Select" "0: Normal mode,1: Swing back mode"
|
|
newline
|
|
bitfld.long 0x00 16. "FIFOEN,FIFO Enable" "0: FIFO is disabled and only one level buffer is..,1: FIFO is enabled"
|
|
bitfld.long 0x00 15. "DACEN,DAC Enable" "0: The DAC system is disabled,1: The DAC system is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "DACRFS,DAC Reference Select" "0: The DAC selects DACREF_1 as the reference..,1: The DAC selects DACREF_2 as the reference.."
|
|
bitfld.long 0x00 13. "TRGSEL,DAC Trigger Select" "0: The DAC hardware trigger is selected,1: The DAC software trigger is selected"
|
|
newline
|
|
bitfld.long 0x00 12. "SWTRG,DAC Software Trigger" "0: The DAC soft trigger is not valid,1: The DAC soft trigger is valid"
|
|
bitfld.long 0x00 10. "WTMIE,Watermark Interrupt Enable" "0: Watermark interrupt is disabled,1: Watermark interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "EMPTIE,Nearly Empty Interrupt Enable" "0: FIFO Nearly Empty interrupt is disabled,1: FIFO Nearly Empty interrupt is enabled"
|
|
bitfld.long 0x00 8. "FULLIE,Full Interrupt Enable" "0: FIFO Full interrupt is disabled,1: FIFO Full interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "OVFF,Overflow Flag" "0: No overflow has occurred since the last time..,1: At least one FIFO overflow has occurred since.."
|
|
bitfld.long 0x00 3. "UDFF,Underflow Flag" "0: No underflow has occurred since the last time..,1: At least one trigger underflow has occurred.."
|
|
newline
|
|
bitfld.long 0x00 2. "WMF,FIFO Watermark Status Flag" "0: The DAC buffer read pointer has not reached..,1: The DAC buffer read pointer has reached the.."
|
|
bitfld.long 0x00 1. "NEMPTF,Nearly Empty Flag" "0: More than one data is available in the FIFO,1: One data is available in the FIFO"
|
|
newline
|
|
bitfld.long 0x00 0. "FULLF,Full Flag" "0: FIFO is not full,1: FIFO is full"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "PTR,DAC FIFO Pointer Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DACRFP,DACRFP"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DACWFP,DACWFP"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "CR2,DAC Status and Control Register 2"
|
|
bitfld.long 0x00 6. "IREF,Internal Current Reference Select" "0: Internal Current Reference not selected,1: Internal Current Reference selected"
|
|
bitfld.long 0x00 5. "IREF1,Internal ZTC (Zero Temperature Coefficient) Current Reference Select" "0: Internal ZTC Current Reference not selected,1: Internal ZTC Current Reference selected"
|
|
newline
|
|
bitfld.long 0x00 4. "IREF2,Internal PTAT (Proportional To Absolute Temperature) Current Reference Select" "0: Internal PTAT Current Reference not selected,1: Internal PTAT Current Reference selected"
|
|
bitfld.long 0x00 3. "BFHS,Buffer High Speed Select" "0: Buffer high speed not selected,1: Buffer high speed selected"
|
|
newline
|
|
bitfld.long 0x00 2. "BFMS,Buffer Middle Speed Select" "0: Buffer middle speed not selected,1: Buffer middle speed selected"
|
|
bitfld.long 0x00 1. "OEN,Optional Enable" "0: Output buffer is not bypassed,1: Output buffer is bypassed"
|
|
newline
|
|
bitfld.long 0x00 0. "BFEN,Buffer Enable" "0: Opamp is not used as buffer,1: Opamp is used as buffer"
|
|
tree.end
|
|
tree "DCDC (DCDC Converter)"
|
|
base ad:0x40CA8000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,DCDC Control Register 0"
|
|
bitfld.long 0x00 31. "CONTROL_MODE,Control mode" "0: Software control mode,1: Hardware control mode (controlled by GPC.."
|
|
hexmask.long.word 0x00 19.--30. 1. "DEBUG_BITS,DEBUG_BITS[11:0]"
|
|
newline
|
|
bitfld.long 0x00 6. "TRIM_HOLD,Hold trim input" "0: Sample trim input,1: Hold trim input"
|
|
bitfld.long 0x00 5. "ENABLE_DCDC_CNT,Enable internal count for DCDC_OK timeout" "0: Wait DCDC_OK for ACK,1: Enable internal count for DCDC_OK timeout"
|
|
newline
|
|
bitfld.long 0x00 4. "STBY_LP_MODE_EN,DCDC low-power mode enable by GPC standby request" "0: Disable DCDC entry into low-power mode from a..,1: Enable DCDC to enter into low-power mode from.."
|
|
bitfld.long 0x00 3. "LP_MODE_EN,DCDC low-power (LP) mode enable DCDC can't start up directly into LP mode" "?,1: Enter into low-power mode"
|
|
newline
|
|
bitfld.long 0x00 2. "STBY_EN,DCDC standby mode enable" "?,1: Enter into standby mode"
|
|
bitfld.long 0x00 1. "DIG_EN,Enable the DCDC_DIG switching converter output" "?,1: enable"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,DCDC Enable" "0: Disable (Bypass),1: enable"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL1,DCDC Control Register 1"
|
|
bitfld.long 0x00 24.--28. "VDD1P0CTRL_STBY_TRG,Target value of VDD1P0 in standby mode 25mV each step from 0x00 to 0x1F" "0: v0p625,?,?,?,?,?,?,?,?,?,?,?,?,?,?,15: v1p0,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: v1p4"
|
|
bitfld.long 0x00 16.--20. "VDD1P8CTRL_STBY_TRG,Target value of VDD1P8 in standby mode 25mV each step from 0x00 to 0x1F" "0: v1p525,?,?,?,?,?,?,?,?,?,?,11: v1p8,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: v2p4"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "VDD1P0CTRL_TRG,Target value of VDD1P0 in buck mode 25mV each step from 0x00 to 0x1F" "0: v0p6,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,16: v1p0,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: v1p375"
|
|
bitfld.long 0x00 0.--4. "VDD1P8CTRL_TRG,Target value of VDD1P8 in buck mode 25mV each step from 0x00 to 0x1F" "0: v1p5,?,?,?,?,?,?,?,?,?,?,?,12: v1p8,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: v2p275"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "REG0,DCDC Register 0"
|
|
rbitfld.long 0x00 31. "STS_DC_OK,DCDC Output OK" "0: DCDC is settling,1: DCDC already settled"
|
|
bitfld.long 0x00 29. "XTAL_24M_OK,24M XTAL OK" "0: DCDC uses internal ring oscillator,1: DCDC uses xtal 24M"
|
|
newline
|
|
bitfld.long 0x00 27. "XTALOK_DISABLE,Disable xtalok detection circuit" "0: Enable xtalok detection circuit,1: Disable xtalok detection circuit and always.."
|
|
bitfld.long 0x00 26. "PWD_CMP_OFFSET,power down the out-of-range detection comparator" "0: Out-of-range comparator powered up,1: Out-of-range comparator powered down"
|
|
newline
|
|
bitfld.long 0x00 21. "LP_HIGH_HYS,Low Power High Hysteric Value" "0: Adjust hysteretic value in low power to 12.5mV,1: Adjust hysteretic value in low power to 25mV"
|
|
bitfld.long 0x00 17. "PWD_HIGH_VDD1P0_DET,Power Down High Voltage Detection for VDD1P0" "0: Overvoltage detection comparator for the..,1: Overvoltage detection comparator for the.."
|
|
newline
|
|
bitfld.long 0x00 16. "PWD_HIGH_VDD1P8_DET,Power Down High Voltage Detection for VDD1P8" "0: Overvoltage detection comparator for the..,1: Overvoltage detection comparator for the.."
|
|
bitfld.long 0x00 11. "PWD_CMP_DCDC_IN_DET,Set to 1 to power down the low voltage detection comparator" "0: Low voltage detection comparator is enabled,1: Low voltage detection comparator is disabled"
|
|
newline
|
|
bitfld.long 0x00 8. "PWD_OVERCUR_DET,Power down overcurrent detection comparator" "0: Overcurrent detection comparator is enabled,1: Overcurrent detection comparator is disabled"
|
|
bitfld.long 0x00 5.--7. "CUR_SNS_THRSH,Current Sense (detector) Threshold" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 4. "PWD_CUR_SNS_CMP,Power down signal of the current detector" "0: Current Detector powered up,1: Current Detector powered down"
|
|
bitfld.long 0x00 3. "PWD_OSC_INT,Power down internal ring oscillator" "0: Internal ring oscillator powered up,1: Internal ring oscillator powered down"
|
|
newline
|
|
bitfld.long 0x00 2. "SEL_CLK,Select Clock" "0: DCDC uses internal ring oscillator,1: DCDC uses 24M xtal"
|
|
bitfld.long 0x00 1. "DISABLE_AUTO_CLK_SWITCH,Disable Auto Clock Switch" "0: If DISABLE_AUTO_CLK_SWITCH is set to 0 and..,1: If DISABLE_AUTO_CLK_SWITCH is set to 1.."
|
|
newline
|
|
bitfld.long 0x00 0. "PWD_ZCD,Power Down Zero Cross Detection" "0: Zero cross detetion function powered up,1: Zero cross detetion function powered down"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "REG1,DCDC Register 1"
|
|
bitfld.long 0x00 30. "LOOPCTRL_EN_DF_HYST,Enable hysteresis in switching converter differential mode analog comparators" "0: Disable hysteresis in switching converter..,1: Enable hysteresis in switching converter.."
|
|
bitfld.long 0x00 29. "LOOPCTRL_EN_CM_HYST,Enable hysteresis in switching converter common mode analog comparators" "0: Disable hysteresis in switching converter..,1: Enable hysteresis in switching converter.."
|
|
newline
|
|
bitfld.long 0x00 28. "LOOPCTRL_DF_HST_THRESH,Increase Threshold Detection" "0,1"
|
|
bitfld.long 0x00 27. "LOOPCTRL_CM_HST_THRESH,Increase Threshold Detection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11.--12. "LP_CMP_ISRC_SEL,Low Power Comparator Current Bias" "0: sel0,1: 100nA,2: 200nA,3: 400nA"
|
|
bitfld.long 0x00 6.--10. "VBG_TRIM,Trim Bandgap Voltage" "0: minvolt,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,16: default,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: maxvolt"
|
|
newline
|
|
bitfld.long 0x00 4. "RLOAD_REG_EN_LPSR,Load Resistor Enable" "0: Disconnect load resistor,1: Connect load resistor"
|
|
bitfld.long 0x00 3. "DM_CTRL,DM Control" "0: No change to ripple when the discontinuous..,1: Improves ripple when the inductor current.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "REG2,DCDC Register 2"
|
|
bitfld.long 0x00 30. "LOOPCTRL_TOGGLE_DIF,Set high to enable supply stepping to change only after the differential control loop has toggled as well" "0,1"
|
|
bitfld.long 0x00 28. "DCM_SET_CTRL,DCM Set Control" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 16.--25. 1. "BATTMONITOR_BATT_VAL,Software should be configured to place the battery voltage in this register measured with an 8-mV LSB resolution through the ADC"
|
|
bitfld.long 0x00 15. "BATTMONITOR_EN_BATADJ,This bit enables the DCDC to improve efficiency and minimize ripple using the information from the BATT_VAL field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "LOOPCTRL_HYST_SIGN,Invert the sign of the hysteresis in DCDC analog comparators" "0,1"
|
|
bitfld.long 0x00 12. "LOOPCTRL_RCSCALE_THRSH,Increase the threshold detection for RC scale circuit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9.--11. "LOOPCTRL_EN_RCSCALE,Enable RC Scale" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 6.--8. "LOOPCTRL_DC_FF,Two's complement feed forward step in duty cycle in the switching DCDC converter" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "LOOPCTRL_DC_R,Magnitude of proportional control parameter in the switching DCDC converter control loop" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--1. "LOOPCTRL_DC_C,Ratio of integral control parameter to proportional control parameter in the switching DCDC converter and can be used to optimize efficiency and loop response" "0,1,2,3"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "REG3,DCDC Register 3"
|
|
bitfld.long 0x00 30. "VDD1P8CTRL_DISABLE_STEP,Disable Step for VDD1P8" "0: Enable stepping for VDD1P8,1: Disable stepping for VDD1P8"
|
|
bitfld.long 0x00 29. "VDD1P0CTRL_DISABLE_STEP,Disable Step for VDD1P0" "0: Enable stepping for VDD1P0,1: Disable stepping for VDD1P0"
|
|
newline
|
|
bitfld.long 0x00 27. "MISC_DELAY_TIMING,Miscellaneous Delay Timing" "0,1"
|
|
bitfld.long 0x00 26. "MINPWR_HALF_FETS,Use half switch FET" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "MINPWR_DC_HALFCLK,Set DCDC clock to half freqeuncy for continuous mode" "0: DCDC clock remains at full frequency for..,1: DCDC clock set to half frequency for.."
|
|
bitfld.long 0x00 22.--23. "REG_FBK_SEL,Select the feedback point of the internal regulator" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 21. "DOUBLE_IBIAS_CMP_LP_LPSR,no description available" "?,1: Double the bias current of the comparator for.."
|
|
bitfld.long 0x00 20. "DISABLE_IDLE_SKIP,no description available" "0: Enable the idle skip function,?..."
|
|
newline
|
|
bitfld.long 0x00 19. "DISABLE_PULSE_SKIP,Disable Pulse Skip" "0: Stop charging if the duty cycle is lower than..,?..."
|
|
bitfld.long 0x00 18. "ENABLE_FF,no description available" "?,1: Enable feed-forward (FF) function that can.."
|
|
newline
|
|
rbitfld.long 0x00 17. "OVERCUR_DETECT_OUT,signal 1 when overcurrent happens" "?,1: overcurrent_signal"
|
|
rbitfld.long 0x00 16. "OVERVOLT_VDD1P0_DET_OUT,signal 1 when overvoltage on the VDD1P0 output happens" "?,1: VDD1P0 Overvoltage"
|
|
newline
|
|
rbitfld.long 0x00 15. "OVERVOLT_VDD1P8_DET_OUT,signal 1 when overvoltage on the VDD1P8 output happens" "?,1: VDD1P8 Overvoltage"
|
|
rbitfld.long 0x00 14. "IN_BROWNOUT,signal 1 when the voltage on DCDC_IN is lower than 2.6V" "?,1: DCDC_IN is lower than 2.6V"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "REG4,DCDC Register 4"
|
|
hexmask.long.word 0x00 0.--15. 1. "ENABLE_SP,Configures CTRL0[ENABLE] (DCDC Enable) for Setpoints 0-15"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "REG5,DCDC Register 5"
|
|
hexmask.long.word 0x00 0.--15. 1. "DIG_EN_SP,Configures CTRL0[DIG_EN] (DCDC_DIG Enable) for Setpoints 0-15"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "REG6,DCDC Register 6"
|
|
hexmask.long.word 0x00 0.--15. 1. "LP_MODE_SP,Configures CTRL0[LP_MODE_EN] (LP Mode Enable) for Setpoints 0-15"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "REG7,DCDC Register 7"
|
|
hexmask.long.word 0x00 0.--15. 1. "STBY_EN_SP,Configures CTRL0[STBY_EN] (Standby Enable) for Setpoints 0-15"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "REG7P,DCDC Register 7 plus"
|
|
hexmask.long.word 0x00 0.--15. 1. "STBY_LP_MODE_SP,Configures CTRL0[STBY_LP_MODE_EN] (LP Mode via GPC Enable) for Setpoints 0-15"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "REG8,DCDC Register 8"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_TRG_SP0,Configures CTRL1[VDD1P8CTRL_TRG] FOR Setpoints 0-3"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "REG9,DCDC Register 9"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_TRG_SP1,Configures CTRL1[VDD1P8CTRL_TRG] FOR Setpoints 4-7"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "REG10,DCDC Register 10"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_TRG_SP2,Configures CTRL1[VDD1P8CTRL_TRG] FOR Setpoints 8-11"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "REG11,DCDC Register 11"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_TRG_SP3,Configures CTRL1[VDD1P8CTRL_TRG] FOR Setpoints 12-15"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "REG12,DCDC Register 12"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_TRG_SP0,Configures CTRL1[VDD1P0CTRL_TRG] FOR Setpoints 0-3"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "REG13,DCDC Register 13"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_TRG_SP1,Configures CTRL1[VDD1P0CTRL_TRG] FOR Setpoints 4-7"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "REG14,DCDC Register 14"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_TRG_SP2,Configures CTRL1[VDD1P0CTRL_TRG] FOR Setpoints 8-11"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "REG15,DCDC Register 15"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_TRG_SP3,Configures CTRL1[VDD1P0CTRL_TRG] FOR Setpoints 12-15"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "REG16,DCDC Register 16"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_STBY_TRG_SP0,Configures CTRL1[VDD1P8CTRL_STBY_TRG] FOR Setpoints 0-3"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "REG17,DCDC Register 17"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_STBY_TRG_SP1,Configures CTRL1[VDD1P8CTRL_STBY_TRG] FOR Setpoints 4-7"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "REG18,DCDC Register 18"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_STBY_TRG_SP2,Configures CTRL1[VDD1P8CTRL_STBY_TRG] FOR Setpoints 8-11"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "REG19,DCDC Register 19"
|
|
hexmask.long 0x00 0.--31. 1. "ANA_STBY_TRG_SP3,Configures CTRL1[VDD1P8CTRL_STBY_TRG] FOR Setpoints 12-15"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "REG20,DCDC Register 20"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_STBY_TRG_SP0,Configures CTRL1[VDD1P0CTRL_STBY_TRG] FOR Setpoints 0-3"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "REG21,DCDC Register 21"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_STBY_TRG_SP1,Configures CTRL1[VDD1P0CTRL_STBY_TRG] FOR Setpoints 4-7"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "REG22,DCDC Register 22"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_STBY_TRG_SP2,Configures CTRL1[VDD1P0CTRL_STBY_TRG] FOR Setpoints 8-11"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "REG23,DCDC Register 23"
|
|
hexmask.long 0x00 0.--31. 1. "DIG_STBY_TRG_SP3,Configures CTRL1[VDD1P0CTRL_STBY_TRG] FOR Setpoints 12-15"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "REG24,DCDC Register 24"
|
|
hexmask.long 0x00 0.--31. 1. "OK_COUNT,Internal count for dcdc_ok timeout"
|
|
tree.end
|
|
tree "DCIC (Display Content Integrity Checker)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40819000 ad:0x4081A000)
|
|
tree "DCIC$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DCICC,DCIC Control Register"
|
|
bitfld.long 0x00 7. "CLK_POL,DISP_CLK signal polarity" "0: Not inverted (default),1: CLK_POL_1"
|
|
bitfld.long 0x00 6. "VSYNC_POL,VSYNC_IN signal polarity" "0: Active High,1: VSYNC_POL_1"
|
|
newline
|
|
bitfld.long 0x00 5. "HSYNC_POL,HSYNC_IN signal polarity" "0: Active High,1: HSYNC_POL_1"
|
|
bitfld.long 0x00 4. "DE_POL,DATA_EN_IN signal polarity" "0: Active High,1: Active Low"
|
|
newline
|
|
bitfld.long 0x00 0. "IC_EN,Integrity Check enable" "0: Disabled,1: IC_EN_1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "DCICIC,DCIC Interrupt Control Register"
|
|
bitfld.long 0x00 16. "EXT_SIG_EN,External controller mismatch indication signal" "0: EXT_SIG_EN_0,1: EXT_SIG_EN_1"
|
|
bitfld.long 0x00 3. "FREEZE_MASK,Disable change of interrupt masks" "0: Masks change allowed,1: Masks are frozen"
|
|
newline
|
|
bitfld.long 0x00 1. "FI_MASK,Functional Interrupt mask" "0: Mask disabled - Interrupt assertion enabled,1: Mask enabled - Interrupt assertion disabled"
|
|
bitfld.long 0x00 0. "EI_MASK,Error Interrupt mask" "0: Mask disabled - Interrupt assertion enabled,1: Mask enabled - Interrupt assertion disabled"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "DCICS,DCIC Status Register"
|
|
eventfld.long 0x00 17. "FI_STAT,Functional Interrupt status" "0: No pending Interrupt,1: Pending Interrupt"
|
|
rbitfld.long 0x00 16. "EI_STAT,Error Interrupt status" "0: No pending Interrupt,1: Pending Interrupt"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ROI_MATCH_STAT,Each set bit of this field indicates there was a mismatch at the appropriate ROIs signature during the last frame"
|
|
repeat 16. (strings "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" "16" )(list 0x0 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x10)++0x03
|
|
line.long 0x00 "DCICRC$1,DCIC ROI Config Register"
|
|
bitfld.long 0x00 31. "ROI_EN,ROI tracking enable" "0: ROI_EN_0,1: ROI_EN_1"
|
|
bitfld.long 0x00 30. "ROI_FREEZE,When set the only parameter of the ROI that can be changed is the reference signature" "0: ROI configuration can be changed,1: ROI configuration is frozen"
|
|
newline
|
|
hexmask.long.word 0x00 16.--27. 1. "START_OFFSET_Y,Row number of ROIs upper-left corner (Y coordinate) Range: 0 to 2^12-1"
|
|
hexmask.long.word 0x00 0.--12. 1. "START_OFFSET_X,Column number of ROIs upper-left corner (X coordinate) Range: 0 to 2^13-1"
|
|
repeat.end
|
|
repeat 16. (strings "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" "16" )(list 0x0 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x14)++0x03
|
|
line.long 0x00 "DCICRS$1,DCIC ROI Size Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "END_OFFSET_Y,Row number of ROIs lower-right corner (Y coordinate) Range: 1 to 2^12-1"
|
|
hexmask.long.word 0x00 0.--12. 1. "END_OFFSET_X,Column number of ROIs lower-right corner (X coordinate) Range: 1 to 2^13-1"
|
|
repeat.end
|
|
repeat 16. (strings "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" "16" )(list 0x0 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x18)++0x03
|
|
line.long 0x00 "DCICRRS$1,DCIC ROI Reference Signature Register"
|
|
hexmask.long 0x00 0.--31. 1. "REFERENCE_SIGNATURE,32-bit expected signature (CRC calculation result) for the ROI"
|
|
repeat.end
|
|
repeat 16. (strings "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" "16" )(list 0x0 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
rgroup.long ($2+0x1C)++0x03
|
|
line.long 0x00 "DCICRCS$1,DCIC ROI Calculated Signature Register"
|
|
hexmask.long 0x00 0.--31. 1. "CALCULATED_SIGNATURE,32-bit actual signature (CRC calculation result) for the ROI during the last frame"
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "DMA (Direct Memory Access)"
|
|
sif cpuis("IMXRT1171")||cpuis("IMXRT1172")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1175-CM7")||cpuis("IMXRT1176-CM7")
|
|
base ad:0x40070000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CR,Control"
|
|
rbitfld.long 0x00 31. "ACTIVE,eDMA Active Status" "0: eDMA is idle,1: eDMA is executing a channel"
|
|
hexmask.long.byte 0x00 24.--30. 1. "VERSION,eDMA version number"
|
|
newline
|
|
bitfld.long 0x00 17. "CX,Cancel Transfer" "0: Normal operation,1: Cancel the remaining data transfer"
|
|
bitfld.long 0x00 16. "ECX,Error Cancel Transfer" "0: Normal operation,1: Cancel the remaining data transfer"
|
|
newline
|
|
bitfld.long 0x00 10. "GRP1PRI,Channel Group 1 Priority" "0,1"
|
|
bitfld.long 0x00 8. "GRP0PRI,Channel Group 0 Priority" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "EMLM,Enable Minor Loop Mapping" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 6. "CLM,Continuous Link Mode" "0: Continuous link mode is off,1: Continuous link mode is on"
|
|
newline
|
|
bitfld.long 0x00 5. "HALT,Halt eDMA Operations" "0: Normal operation,1: eDMA operations halted"
|
|
bitfld.long 0x00 4. "HOE,Halt On Error" "0: Normal operation,1: Error causes HALT field to be automatically.."
|
|
newline
|
|
bitfld.long 0x00 3. "ERGA,Enable Round Robin Group Arbitration" "0: Fixed priority arbitration,1: Round robin arbitration"
|
|
bitfld.long 0x00 2. "ERCA,Enable Round Robin Channel Arbitration" "0: Fixed priority arbitration within each group,1: Round robin arbitration within each group"
|
|
newline
|
|
bitfld.long 0x00 1. "EDBG,Enable Debug" "0: When the chip is in Debug mode the eDMA..,1: When the chip is in debug mode the DMA stalls.."
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "ES,Error Status"
|
|
bitfld.long 0x00 31. "VLD,Logical OR of all ERR status fields" "0: No ERR fields are 1,1: At least one ERR field has a value of 1.."
|
|
bitfld.long 0x00 16. "ECX,Transfer Canceled" "0: No canceled transfers,1: The most-recently recorded entry was a.."
|
|
newline
|
|
bitfld.long 0x00 15. "GPE,Group Priority Error" "0: No group priority error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 14. "CPE,Channel Priority Error" "0: No channel priority error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 8.--12. "ERRCHN,Error Channel Number or Canceled Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 7. "SAE,Source Address Error" "0: No source address configuration error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 6. "SOE,Source Offset Error" "0: No source offset configuration error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 5. "DAE,Destination Address Error" "0: No destination address configuration error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 4. "DOE,Destination Offset Error" "0: No destination offset configuration error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 3. "NCE,NBYTES/CITER Configuration Error" "0: No NBYTES/CITER configuration error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 2. "SGE,Scatter/Gather Configuration Error" "0: No scatter/gather configuration error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 1. "SBE,Source Bus Error" "0: No source bus error,1: The most-recently recorded error was a bus.."
|
|
newline
|
|
bitfld.long 0x00 0. "DBE,Destination Bus Error" "0: No destination bus error,1: The most-recently recorded error was a bus.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ERQ,Enable Request"
|
|
bitfld.long 0x00 31. "ERQ31,Enable DMA Request 31" "0: The DMA request signal for channel 31 is..,1: The DMA request signal for channel 31 is.."
|
|
bitfld.long 0x00 30. "ERQ30,Enable DMA Request 30" "0: The DMA request signal for channel 30 is..,1: The DMA request signal for channel 30 is.."
|
|
newline
|
|
bitfld.long 0x00 29. "ERQ29,Enable DMA Request 29" "0: The DMA request signal for channel 29 is..,1: The DMA request signal for channel 29 is.."
|
|
bitfld.long 0x00 28. "ERQ28,Enable DMA Request 28" "0: The DMA request signal for channel 28 is..,1: The DMA request signal for channel 28 is.."
|
|
newline
|
|
bitfld.long 0x00 27. "ERQ27,Enable DMA Request 27" "0: The DMA request signal for channel 27 is..,1: The DMA request signal for channel 27 is.."
|
|
bitfld.long 0x00 26. "ERQ26,Enable DMA Request 26" "0: The DMA request signal for channel 26 is..,1: The DMA request signal for channel 26 is.."
|
|
newline
|
|
bitfld.long 0x00 25. "ERQ25,Enable DMA Request 25" "0: The DMA request signal for channel 25 is..,1: The DMA request signal for channel 25 is.."
|
|
bitfld.long 0x00 24. "ERQ24,Enable DMA Request 24" "0: The DMA request signal for channel 24 is..,1: The DMA request signal for channel 24 is.."
|
|
newline
|
|
bitfld.long 0x00 23. "ERQ23,Enable DMA Request 23" "0: The DMA request signal for channel 23 is..,1: The DMA request signal for channel 23 is.."
|
|
bitfld.long 0x00 22. "ERQ22,Enable DMA Request 22" "0: The DMA request signal for channel 22 is..,1: The DMA request signal for channel 22 is.."
|
|
newline
|
|
bitfld.long 0x00 21. "ERQ21,Enable DMA Request 21" "0: The DMA request signal for channel 21 is..,1: The DMA request signal for channel 21 is.."
|
|
bitfld.long 0x00 20. "ERQ20,Enable DMA Request 20" "0: The DMA request signal for channel 20 is..,1: The DMA request signal for channel 20 is.."
|
|
newline
|
|
bitfld.long 0x00 19. "ERQ19,Enable DMA Request 19" "0: The DMA request signal for channel 19 is..,1: The DMA request signal for channel 19 is.."
|
|
bitfld.long 0x00 18. "ERQ18,Enable DMA Request 18" "0: The DMA request signal for channel 18 is..,1: The DMA request signal for channel 18 is.."
|
|
newline
|
|
bitfld.long 0x00 17. "ERQ17,Enable DMA Request 17" "0: The DMA request signal for channel 17 is..,1: The DMA request signal for channel 17 is.."
|
|
bitfld.long 0x00 16. "ERQ16,Enable DMA Request 16" "0: The DMA request signal for channel 16 is..,1: The DMA request signal for channel 16 is.."
|
|
newline
|
|
bitfld.long 0x00 15. "ERQ15,Enable DMA Request 15" "0: The DMA request signal for channel 15 is..,1: The DMA request signal for channel 15 is.."
|
|
bitfld.long 0x00 14. "ERQ14,Enable DMA Request 14" "0: The DMA request signal for channel 14 is..,1: The DMA request signal for channel 14 is.."
|
|
newline
|
|
bitfld.long 0x00 13. "ERQ13,Enable DMA Request 13" "0: The DMA request signal for channel 13 is..,1: The DMA request signal for channel 13 is.."
|
|
bitfld.long 0x00 12. "ERQ12,Enable DMA Request 12" "0: The DMA request signal for channel 12 is..,1: The DMA request signal for channel 12 is.."
|
|
newline
|
|
bitfld.long 0x00 11. "ERQ11,Enable DMA Request 11" "0: The DMA request signal for channel 11 is..,1: The DMA request signal for channel 11 is.."
|
|
bitfld.long 0x00 10. "ERQ10,Enable DMA Request 10" "0: The DMA request signal for channel 10 is..,1: The DMA request signal for channel 10 is.."
|
|
newline
|
|
bitfld.long 0x00 9. "ERQ9,Enable DMA Request 9" "0: The DMA request signal for channel 9 is..,1: The DMA request signal for channel 9 is enabled"
|
|
bitfld.long 0x00 8. "ERQ8,Enable DMA Request 8" "0: The DMA request signal for channel 8 is..,1: The DMA request signal for channel 8 is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "ERQ7,Enable DMA Request 7" "0: The DMA request signal for channel 7 is..,1: The DMA request signal for channel 7 is enabled"
|
|
bitfld.long 0x00 6. "ERQ6,Enable DMA Request 6" "0: The DMA request signal for channel 6 is..,1: The DMA request signal for channel 6 is enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "ERQ5,Enable DMA Request 5" "0: The DMA request signal for channel 5 is..,1: The DMA request signal for channel 5 is enabled"
|
|
bitfld.long 0x00 4. "ERQ4,Enable DMA Request 4" "0: The DMA request signal for channel 4 is..,1: The DMA request signal for channel 4 is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "ERQ3,Enable DMA Request 3" "0: The DMA request signal for channel 3 is..,1: The DMA request signal for channel 3 is enabled"
|
|
bitfld.long 0x00 2. "ERQ2,Enable DMA Request 2" "0: The DMA request signal for channel 2 is..,1: The DMA request signal for channel 2 is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ERQ1,Enable DMA Request 1" "0: The DMA request signal for channel 1 is..,1: The DMA request signal for channel 1 is enabled"
|
|
bitfld.long 0x00 0. "ERQ0,Enable DMA Request 0" "0: The DMA request signal for channel 0 is..,1: The DMA request signal for channel 0 is enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "EEI,Enable Error Interrupt"
|
|
bitfld.long 0x00 31. "EEI31,Enable Error Interrupt 31" "0: An error on channel 31 does not generate an..,1: An error on channel 31 generates an error.."
|
|
bitfld.long 0x00 30. "EEI30,Enable Error Interrupt 30" "0: An error on channel 30 does not generate an..,1: An error on channel 30 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 29. "EEI29,Enable Error Interrupt 29" "0: An error on channel 29 does not generate an..,1: An error on channel 29 generates an error.."
|
|
bitfld.long 0x00 28. "EEI28,Enable Error Interrupt 28" "0: An error on channel 28 does not generate an..,1: An error on channel 28 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 27. "EEI27,Enable Error Interrupt 27" "0: An error on channel 27 does not generate an..,1: An error on channel 27 generates an error.."
|
|
bitfld.long 0x00 26. "EEI26,Enable Error Interrupt 26" "0: An error on channel 26 does not generate an..,1: An error on channel 26 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 25. "EEI25,Enable Error Interrupt 25" "0: An error on channel 25 does not generate an..,1: An error on channel 25 generates an error.."
|
|
bitfld.long 0x00 24. "EEI24,Enable Error Interrupt 24" "0: An error on channel 24 does not generate an..,1: An error on channel 24 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 23. "EEI23,Enable Error Interrupt 23" "0: An error on channel 23 does not generate an..,1: An error on channel 23 generates an error.."
|
|
bitfld.long 0x00 22. "EEI22,Enable Error Interrupt 22" "0: An error on channel 22 does not generate an..,1: An error on channel 22 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 21. "EEI21,Enable Error Interrupt 21" "0: An error on channel 21 does not generate an..,1: An error on channel 21 generates an error.."
|
|
bitfld.long 0x00 20. "EEI20,Enable Error Interrupt 20" "0: An error on channel 20 does not generate an..,1: An error on channel 20 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 19. "EEI19,Enable Error Interrupt 19" "0: An error on channel 19 does not generate an..,1: An error on channel 19 generates an error.."
|
|
bitfld.long 0x00 18. "EEI18,Enable Error Interrupt 18" "0: An error on channel 18 does not generate an..,1: An error on channel 18 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 17. "EEI17,Enable Error Interrupt 17" "0: An error on channel 17 does not generate an..,1: An error on channel 17 generates an error.."
|
|
bitfld.long 0x00 16. "EEI16,Enable Error Interrupt 16" "0: An error on channel 16 does not generate an..,1: An error on channel 16 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 15. "EEI15,Enable Error Interrupt 15" "0: An error on channel 15 does not generate an..,1: An error on channel 15 generates an error.."
|
|
bitfld.long 0x00 14. "EEI14,Enable Error Interrupt 14" "0: An error on channel 14 does not generate an..,1: An error on channel 14 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 13. "EEI13,Enable Error Interrupt 13" "0: An error on channel 13 does not generate an..,1: An error on channel 13 generates an error.."
|
|
bitfld.long 0x00 12. "EEI12,Enable Error Interrupt 12" "0: An error on channel 12 does not generate an..,1: An error on channel 12 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 11. "EEI11,Enable Error Interrupt 11" "0: An error on channel 11 does not generate an..,1: An error on channel 11 generates an error.."
|
|
bitfld.long 0x00 10. "EEI10,Enable Error Interrupt 10" "0: An error on channel 10 does not generate an..,1: An error on channel 10 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 9. "EEI9,Enable Error Interrupt 9" "0: An error on channel 9 does not generate an..,1: An error on channel 9 generates an error.."
|
|
bitfld.long 0x00 8. "EEI8,Enable Error Interrupt 8" "0: An error on channel 8 does not generate an..,1: An error on channel 8 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 7. "EEI7,Enable Error Interrupt 7" "0: An error on channel 7 does not generate an..,1: An error on channel 7 generates an error.."
|
|
bitfld.long 0x00 6. "EEI6,Enable Error Interrupt 6" "0: An error on channel 6 does not generate an..,1: An error on channel 6 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 5. "EEI5,Enable Error Interrupt 5" "0: An error on channel 5 does not generate an..,1: An error on channel 5 generates an error.."
|
|
bitfld.long 0x00 4. "EEI4,Enable Error Interrupt 4" "0: An error on channel 4 does not generate an..,1: An error on channel 4 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 3. "EEI3,Enable Error Interrupt 3" "0: An error on channel 3 does not generate an..,1: An error on channel 3 generates an error.."
|
|
bitfld.long 0x00 2. "EEI2,Enable Error Interrupt 2" "0: An error on channel 2 does not generate an..,1: An error on channel 2 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 1. "EEI1,Enable Error Interrupt 1" "0: An error on channel 1 does not generate an..,1: An error on channel 1 generates an error.."
|
|
bitfld.long 0x00 0. "EEI0,Enable Error Interrupt 0" "0: An error on channel 0 does not generate an..,1: An error on channel 0 generates an error.."
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "CEEI,Clear Enable Error Interrupt"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "CAEE,Clear All Enable Error Interrupts" "0: Write 0 only to the EEI field specified in..,1: Write 0 to all fields in EEI"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CEEI,Clear Enable Error Interrupt" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x19++0x00
|
|
line.byte 0x00 "SEEI,Set Enable Error Interrupt"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "SAEE,Set All Enable Error Interrupts" "0: Write 1 only to the EEI field specified in..,1: Writes 1 to all fields in EEI"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "SEEI,Set Enable Error Interrupt" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1A++0x00
|
|
line.byte 0x00 "CERQ,Clear Enable Request"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "CAER,Clear All Enable Requests" "0: Write 0 to only the ERQ field specified in..,1: Write 0 to all fields in ERQ"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CERQ,Clear Enable Request" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1B++0x00
|
|
line.byte 0x00 "SERQ,Set Enable Request"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "SAER,Set All Enable Requests" "0: Write 1 to only the ERQ field specified in..,1: Write 1 to all fields in ERQ"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "SERQ,Set Enable Request" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1C++0x00
|
|
line.byte 0x00 "CDNE,Clear DONE Status Bit"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "CADN,Clears All DONE fields" "0: Writes 0 to only the TCDn_CSR[DONE] field..,1: Writes 0 to all bits in TCDn_CSR[DONE]"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CDNE,Clear DONE field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1D++0x00
|
|
line.byte 0x00 "SSRT,Set START Bit"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "SAST,Set All START fields (activates all channels)" "0: Write 1 to only the TCDn_CSR[START] field..,1: Write 1 to all bits in TCDn_CSR[START]"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "SSRT,Set START field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1E++0x00
|
|
line.byte 0x00 "CERR,Clear Error"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "CAEI,Clear All Error Indicators" "0: Write 0 to only the ERR field specified in..,1: Write 0 to all fields in ERR"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CERR,Clear Error Indicator" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1F++0x00
|
|
line.byte 0x00 "CINT,Clear Interrupt Request"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "CAIR,Clear All Interrupt Requests" "0: Clear only the INT field specified in the..,1: Clear all bits in INT"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CINT,Clear Interrupt Request" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "INT,Interrupt Request"
|
|
eventfld.long 0x00 31. "INT31,Interrupt Request 31" "0: The interrupt request for channel 31 is cleared,1: The interrupt request for channel 31 is active"
|
|
eventfld.long 0x00 30. "INT30,Interrupt Request 30" "0: The interrupt request for channel 30 is cleared,1: The interrupt request for channel 30 is active"
|
|
newline
|
|
eventfld.long 0x00 29. "INT29,Interrupt Request 29" "0: The interrupt request for channel 29 is cleared,1: The interrupt request for channel 29 is active"
|
|
eventfld.long 0x00 28. "INT28,Interrupt Request 28" "0: The interrupt request for channel 28 is cleared,1: The interrupt request for channel 28 is active"
|
|
newline
|
|
eventfld.long 0x00 27. "INT27,Interrupt Request 27" "0: The interrupt request for channel 27 is cleared,1: The interrupt request for channel 27 is active"
|
|
eventfld.long 0x00 26. "INT26,Interrupt Request 26" "0: The interrupt request for channel 26 is cleared,1: The interrupt request for channel 26 is active"
|
|
newline
|
|
eventfld.long 0x00 25. "INT25,Interrupt Request 25" "0: The interrupt request for channel 25 is cleared,1: The interrupt request for channel 25 is active"
|
|
eventfld.long 0x00 24. "INT24,Interrupt Request 24" "0: The interrupt request for channel 24 is cleared,1: The interrupt request for channel 24 is active"
|
|
newline
|
|
eventfld.long 0x00 23. "INT23,Interrupt Request 23" "0: The interrupt request for channel 23 is cleared,1: The interrupt request for channel 23 is active"
|
|
eventfld.long 0x00 22. "INT22,Interrupt Request 22" "0: The interrupt request for channel 22 is cleared,1: The interrupt request for channel 22 is active"
|
|
newline
|
|
eventfld.long 0x00 21. "INT21,Interrupt Request 21" "0: The interrupt request for channel 21 is cleared,1: The interrupt request for channel 21 is active"
|
|
eventfld.long 0x00 20. "INT20,Interrupt Request 20" "0: The interrupt request for channel 20 is cleared,1: The interrupt request for channel 20 is active"
|
|
newline
|
|
eventfld.long 0x00 19. "INT19,Interrupt Request 19" "0: The interrupt request for channel 19 is cleared,1: The interrupt request for channel 19 is active"
|
|
eventfld.long 0x00 18. "INT18,Interrupt Request 18" "0: The interrupt request for channel 18 is cleared,1: The interrupt request for channel 18 is active"
|
|
newline
|
|
eventfld.long 0x00 17. "INT17,Interrupt Request 17" "0: The interrupt request for channel 17 is cleared,1: The interrupt request for channel 17 is active"
|
|
eventfld.long 0x00 16. "INT16,Interrupt Request 16" "0: The interrupt request for channel 16 is cleared,1: The interrupt request for channel 16 is active"
|
|
newline
|
|
eventfld.long 0x00 15. "INT15,Interrupt Request 15" "0: The interrupt request for channel 15 is cleared,1: The interrupt request for channel 15 is active"
|
|
eventfld.long 0x00 14. "INT14,Interrupt Request 14" "0: The interrupt request for channel 14 is cleared,1: The interrupt request for channel 14 is active"
|
|
newline
|
|
eventfld.long 0x00 13. "INT13,Interrupt Request 13" "0: The interrupt request for channel 13 is cleared,1: The interrupt request for channel 13 is active"
|
|
eventfld.long 0x00 12. "INT12,Interrupt Request 12" "0: The interrupt request for channel 12 is cleared,1: The interrupt request for channel 12 is active"
|
|
newline
|
|
eventfld.long 0x00 11. "INT11,Interrupt Request 11" "0: The interrupt request for channel 11 is cleared,1: The interrupt request for channel 11 is active"
|
|
eventfld.long 0x00 10. "INT10,Interrupt Request 10" "0: The interrupt request for channel 10 is cleared,1: The interrupt request for channel 10 is active"
|
|
newline
|
|
eventfld.long 0x00 9. "INT9,Interrupt Request 9" "0: The interrupt request for channel 9 is cleared,1: The interrupt request for channel 9 is active"
|
|
eventfld.long 0x00 8. "INT8,Interrupt Request 8" "0: The interrupt request for channel 8 is cleared,1: The interrupt request for channel 8 is active"
|
|
newline
|
|
eventfld.long 0x00 7. "INT7,Interrupt Request 7" "0: The interrupt request for channel 7 is cleared,1: The interrupt request for channel 7 is active"
|
|
eventfld.long 0x00 6. "INT6,Interrupt Request 6" "0: The interrupt request for channel 6 is cleared,1: The interrupt request for channel 6 is active"
|
|
newline
|
|
eventfld.long 0x00 5. "INT5,Interrupt Request 5" "0: The interrupt request for channel 5 is cleared,1: The interrupt request for channel 5 is active"
|
|
eventfld.long 0x00 4. "INT4,Interrupt Request 4" "0: The interrupt request for channel 4 is cleared,1: The interrupt request for channel 4 is active"
|
|
newline
|
|
eventfld.long 0x00 3. "INT3,Interrupt Request 3" "0: The interrupt request for channel 3 is cleared,1: The interrupt request for channel 3 is active"
|
|
eventfld.long 0x00 2. "INT2,Interrupt Request 2" "0: The interrupt request for channel 2 is cleared,1: The interrupt request for channel 2 is active"
|
|
newline
|
|
eventfld.long 0x00 1. "INT1,Interrupt Request 1" "0: The interrupt request for channel 1 is cleared,1: The interrupt request for channel 1 is active"
|
|
eventfld.long 0x00 0. "INT0,Interrupt Request 0" "0: The interrupt request for channel 0 is cleared,1: The interrupt request for channel 0 is active"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "ERR,Error"
|
|
eventfld.long 0x00 31. "ERR31,Error In Channel 31" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 30. "ERR30,Error In Channel 30" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 29. "ERR29,Error In Channel 29" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 28. "ERR28,Error In Channel 28" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 27. "ERR27,Error In Channel 27" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 26. "ERR26,Error In Channel 26" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 25. "ERR25,Error In Channel 25" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 24. "ERR24,Error In Channel 24" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 23. "ERR23,Error In Channel 23" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 22. "ERR22,Error In Channel 22" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 21. "ERR21,Error In Channel 21" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 20. "ERR20,Error In Channel 20" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 19. "ERR19,Error In Channel 19" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 18. "ERR18,Error In Channel 18" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 17. "ERR17,Error In Channel 17" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 16. "ERR16,Error In Channel 16" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 15. "ERR15,Error In Channel 15" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 14. "ERR14,Error In Channel 14" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 13. "ERR13,Error In Channel 13" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 12. "ERR12,Error In Channel 12" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 11. "ERR11,Error In Channel 11" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 10. "ERR10,Error In Channel 10" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 9. "ERR9,Error In Channel 9" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 8. "ERR8,Error In Channel 8" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 7. "ERR7,Error In Channel 7" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 6. "ERR6,Error In Channel 6" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 5. "ERR5,Error In Channel 5" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 4. "ERR4,Error In Channel 4" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 3. "ERR3,Error In Channel 3" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 2. "ERR2,Error In Channel 2" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 1. "ERR1,Error In Channel 1" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 0. "ERR0,Error In Channel 0" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "HRS,Hardware Request Status"
|
|
bitfld.long 0x00 31. "HRS31,Hardware Request Status Channel 31" "0: A hardware service request for channel 31 is..,1: A hardware service request for channel 31 is.."
|
|
bitfld.long 0x00 30. "HRS30,Hardware Request Status Channel 30" "0: A hardware service request for channel 30 is..,1: A hardware service request for channel 30 is.."
|
|
newline
|
|
bitfld.long 0x00 29. "HRS29,Hardware Request Status Channel 29" "0: A hardware service request for channel 29 is..,1: A hardware service request for channel 29 is.."
|
|
bitfld.long 0x00 28. "HRS28,Hardware Request Status Channel 28" "0: A hardware service request for channel 28 is..,1: A hardware service request for channel 28 is.."
|
|
newline
|
|
bitfld.long 0x00 27. "HRS27,Hardware Request Status Channel 27" "0: A hardware service request for channel 27 is..,1: A hardware service request for channel 27 is.."
|
|
bitfld.long 0x00 26. "HRS26,Hardware Request Status Channel 26" "0: A hardware service request for channel 26 is..,1: A hardware service request for channel 26 is.."
|
|
newline
|
|
bitfld.long 0x00 25. "HRS25,Hardware Request Status Channel 25" "0: A hardware service request for channel 25 is..,1: A hardware service request for channel 25 is.."
|
|
bitfld.long 0x00 24. "HRS24,Hardware Request Status Channel 24" "0: A hardware service request for channel 24 is..,1: A hardware service request for channel 24 is.."
|
|
newline
|
|
bitfld.long 0x00 23. "HRS23,Hardware Request Status Channel 23" "0: A hardware service request for channel 23 is..,1: A hardware service request for channel 23 is.."
|
|
bitfld.long 0x00 22. "HRS22,Hardware Request Status Channel 22" "0: A hardware service request for channel 22 is..,1: A hardware service request for channel 22 is.."
|
|
newline
|
|
bitfld.long 0x00 21. "HRS21,Hardware Request Status Channel 21" "0: A hardware service request for channel 21 is..,1: A hardware service request for channel 21 is.."
|
|
bitfld.long 0x00 20. "HRS20,Hardware Request Status Channel 20" "0: A hardware service request for channel 20 is..,1: A hardware service request for channel 20 is.."
|
|
newline
|
|
bitfld.long 0x00 19. "HRS19,Hardware Request Status Channel 19" "0: A hardware service request for channel 19 is..,1: A hardware service request for channel 19 is.."
|
|
bitfld.long 0x00 18. "HRS18,Hardware Request Status Channel 18" "0: A hardware service request for channel 18 is..,1: A hardware service request for channel 18 is.."
|
|
newline
|
|
bitfld.long 0x00 17. "HRS17,Hardware Request Status Channel 17" "0: A hardware service request for channel 17 is..,1: A hardware service request for channel 17 is.."
|
|
bitfld.long 0x00 16. "HRS16,Hardware Request Status Channel 16" "0: A hardware service request for channel 16 is..,1: A hardware service request for channel 16 is.."
|
|
newline
|
|
bitfld.long 0x00 15. "HRS15,Hardware Request Status Channel 15" "0: A hardware service request for channel 15 is..,1: A hardware service request for channel 15 is.."
|
|
bitfld.long 0x00 14. "HRS14,Hardware Request Status Channel 14" "0: A hardware service request for channel 14 is..,1: A hardware service request for channel 14 is.."
|
|
newline
|
|
bitfld.long 0x00 13. "HRS13,Hardware Request Status Channel 13" "0: A hardware service request for channel 13 is..,1: A hardware service request for channel 13 is.."
|
|
bitfld.long 0x00 12. "HRS12,Hardware Request Status Channel 12" "0: A hardware service request for channel 12 is..,1: A hardware service request for channel 12 is.."
|
|
newline
|
|
bitfld.long 0x00 11. "HRS11,Hardware Request Status Channel 11" "0: A hardware service request for channel 11 is..,1: A hardware service request for channel 11 is.."
|
|
bitfld.long 0x00 10. "HRS10,Hardware Request Status Channel 10" "0: A hardware service request for channel 10 is..,1: A hardware service request for channel 10 is.."
|
|
newline
|
|
bitfld.long 0x00 9. "HRS9,Hardware Request Status Channel 9" "0: A hardware service request for channel 9 is..,1: A hardware service request for channel 9 is.."
|
|
bitfld.long 0x00 8. "HRS8,Hardware Request Status Channel 8" "0: A hardware service request for channel 8 is..,1: A hardware service request for channel 8 is.."
|
|
newline
|
|
bitfld.long 0x00 7. "HRS7,Hardware Request Status Channel 7" "0: A hardware service request for channel 7 is..,1: A hardware service request for channel 7 is.."
|
|
bitfld.long 0x00 6. "HRS6,Hardware Request Status Channel 6" "0: A hardware service request for channel 6 is..,1: A hardware service request for channel 6 is.."
|
|
newline
|
|
bitfld.long 0x00 5. "HRS5,Hardware Request Status Channel 5" "0: A hardware service request for channel 5 is..,1: A hardware service request for channel 5 is.."
|
|
bitfld.long 0x00 4. "HRS4,Hardware Request Status Channel 4" "0: A hardware service request for channel 4 is..,1: A hardware service request for channel 4 is.."
|
|
newline
|
|
bitfld.long 0x00 3. "HRS3,Hardware Request Status Channel 3" "0: A hardware service request for channel 3 is..,1: A hardware service request for channel 3 is.."
|
|
bitfld.long 0x00 2. "HRS2,Hardware Request Status Channel 2" "0: A hardware service request for channel 2 is..,1: A hardware service request for channel 2 is.."
|
|
newline
|
|
bitfld.long 0x00 1. "HRS1,Hardware Request Status Channel 1" "0: A hardware service request for channel 1 is..,1: A hardware service request for channel 1 is.."
|
|
bitfld.long 0x00 0. "HRS0,Hardware Request Status Channel 0" "0: A hardware service request for channel 0 is..,1: A hardware service request for channel 0 is.."
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "EARS,Enable Asynchronous Request in Stop"
|
|
bitfld.long 0x00 31. "EDREQ_31,Enable asynchronous DMA request in stop mode for channel 31" "0: Disable asynchronous DMA request for channel 31,1: Enable asynchronous DMA request for channel 31"
|
|
bitfld.long 0x00 30. "EDREQ_30,Enable asynchronous DMA request in stop mode for channel 30" "0: Disable asynchronous DMA request for channel 30,1: Enable asynchronous DMA request for channel 30"
|
|
newline
|
|
bitfld.long 0x00 29. "EDREQ_29,Enable asynchronous DMA request in stop mode for channel 29" "0: Disable asynchronous DMA request for channel 29,1: Enable asynchronous DMA request for channel 29"
|
|
bitfld.long 0x00 28. "EDREQ_28,Enable asynchronous DMA request in stop mode for channel 28" "0: Disable asynchronous DMA request for channel 28,1: Enable asynchronous DMA request for channel 28"
|
|
newline
|
|
bitfld.long 0x00 27. "EDREQ_27,Enable asynchronous DMA request in stop mode for channel 27" "0: Disable asynchronous DMA request for channel 27,1: Enable asynchronous DMA request for channel 27"
|
|
bitfld.long 0x00 26. "EDREQ_26,Enable asynchronous DMA request in stop mode for channel 26" "0: Disable asynchronous DMA request for channel 26,1: Enable asynchronous DMA request for channel 26"
|
|
newline
|
|
bitfld.long 0x00 25. "EDREQ_25,Enable asynchronous DMA request in stop mode for channel 25" "0: Disable asynchronous DMA request for channel 25,1: Enable asynchronous DMA request for channel 25"
|
|
bitfld.long 0x00 24. "EDREQ_24,Enable asynchronous DMA request in stop mode for channel 24" "0: Disable asynchronous DMA request for channel 24,1: Enable asynchronous DMA request for channel 24"
|
|
newline
|
|
bitfld.long 0x00 23. "EDREQ_23,Enable asynchronous DMA request in stop mode for channel 23" "0: Disable asynchronous DMA request for channel 23,1: Enable asynchronous DMA request for channel 23"
|
|
bitfld.long 0x00 22. "EDREQ_22,Enable asynchronous DMA request in stop mode for channel 22" "0: Disable asynchronous DMA request for channel 22,1: Enable asynchronous DMA request for channel 22"
|
|
newline
|
|
bitfld.long 0x00 21. "EDREQ_21,Enable asynchronous DMA request in stop mode for channel 21" "0: Disable asynchronous DMA request for channel 21,1: Enable asynchronous DMA request for channel 21"
|
|
bitfld.long 0x00 20. "EDREQ_20,Enable asynchronous DMA request in stop mode for channel 20" "0: Disable asynchronous DMA request for channel 20,1: Enable asynchronous DMA request for channel 20"
|
|
newline
|
|
bitfld.long 0x00 19. "EDREQ_19,Enable asynchronous DMA request in stop mode for channel 19" "0: Disable asynchronous DMA request for channel 19,1: Enable asynchronous DMA request for channel 19"
|
|
bitfld.long 0x00 18. "EDREQ_18,Enable asynchronous DMA request in stop mode for channel 18" "0: Disable asynchronous DMA request for channel 18,1: Enable asynchronous DMA request for channel 18"
|
|
newline
|
|
bitfld.long 0x00 17. "EDREQ_17,Enable asynchronous DMA request in stop mode for channel 17" "0: Disable asynchronous DMA request for channel 17,1: Enable asynchronous DMA request for channel 17"
|
|
bitfld.long 0x00 16. "EDREQ_16,Enable asynchronous DMA request in stop mode for channel 16" "0: Disable asynchronous DMA request for channel 16,1: Enable asynchronous DMA request for channel 16"
|
|
newline
|
|
bitfld.long 0x00 15. "EDREQ_15,Enable asynchronous DMA request in stop mode for channel 15" "0: Disable asynchronous DMA request for channel 15,1: Enable asynchronous DMA request for channel 15"
|
|
bitfld.long 0x00 14. "EDREQ_14,Enable asynchronous DMA request in stop mode for channel 14" "0: Disable asynchronous DMA request for channel 14,1: Enable asynchronous DMA request for channel 14"
|
|
newline
|
|
bitfld.long 0x00 13. "EDREQ_13,Enable asynchronous DMA request in stop mode for channel 13" "0: Disable asynchronous DMA request for channel 13,1: Enable asynchronous DMA request for channel 13"
|
|
bitfld.long 0x00 12. "EDREQ_12,Enable asynchronous DMA request in stop mode for channel 12" "0: Disable asynchronous DMA request for channel 12,1: Enable asynchronous DMA request for channel 12"
|
|
newline
|
|
bitfld.long 0x00 11. "EDREQ_11,Enable asynchronous DMA request in stop mode for channel 11" "0: Disable asynchronous DMA request for channel 11,1: Enable asynchronous DMA request for channel 11"
|
|
bitfld.long 0x00 10. "EDREQ_10,Enable asynchronous DMA request in stop mode for channel 10" "0: Disable asynchronous DMA request for channel 10,1: Enable asynchronous DMA request for channel 10"
|
|
newline
|
|
bitfld.long 0x00 9. "EDREQ_9,Enable asynchronous DMA request in stop mode for channel 9" "0: Disable asynchronous DMA request for channel 9,1: Enable asynchronous DMA request for channel 9"
|
|
bitfld.long 0x00 8. "EDREQ_8,Enable asynchronous DMA request in stop mode for channel 8" "0: Disable asynchronous DMA request for channel 8,1: Enable asynchronous DMA request for channel 8"
|
|
newline
|
|
bitfld.long 0x00 7. "EDREQ_7,Enable asynchronous DMA request in stop mode for channel 7" "0: Disable asynchronous DMA request for channel 7,1: Enable asynchronous DMA request for channel 7"
|
|
bitfld.long 0x00 6. "EDREQ_6,Enable asynchronous DMA request in stop mode for channel 6" "0: Disable asynchronous DMA request for channel 6,1: Enable asynchronous DMA request for channel 6"
|
|
newline
|
|
bitfld.long 0x00 5. "EDREQ_5,Enable asynchronous DMA request in stop mode for channel 5" "0: Disable asynchronous DMA request for channel 5,1: Enable asynchronous DMA request for channel 5"
|
|
bitfld.long 0x00 4. "EDREQ_4,Enable asynchronous DMA request in stop mode for channel 4" "0: Disable asynchronous DMA request for channel 4,1: Enable asynchronous DMA request for channel 4"
|
|
newline
|
|
bitfld.long 0x00 3. "EDREQ_3,Enable asynchronous DMA request in stop mode for channel 3" "0: Disable asynchronous DMA request for channel 3,1: Enable asynchronous DMA request for channel 3"
|
|
bitfld.long 0x00 2. "EDREQ_2,Enable asynchronous DMA request in stop mode for channel 2" "0: Disable asynchronous DMA request for channel 2,1: Enable asynchronous DMA request for channel 2"
|
|
newline
|
|
bitfld.long 0x00 1. "EDREQ_1,Enable asynchronous DMA request in stop mode for channel 1" "0: Disable asynchronous DMA request for channel 1,1: Enable asynchronous DMA request for channel 1"
|
|
bitfld.long 0x00 0. "EDREQ_0,Enable asynchronous DMA request in stop mode for channel 0" "0: Disable asynchronous DMA request for channel 0,1: Enable asynchronous DMA request for channel 0"
|
|
repeat 16. (strings "3" "2" "1" "0" "7" "6" "5" "4" "11" "10" "9" "8" "15" "14" "13" "12" )(list 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F )
|
|
group.byte ($2+0x100)++0x00
|
|
line.byte 0x00 "DCHPRI$1,Channel Priority"
|
|
bitfld.byte 0x00 7. "ECP,Enable Channel Preemption" "0: Channel n cannot be suspended by a higher..,1: Channel n can be temporarily suspended by the.."
|
|
bitfld.byte 0x00 6. "DPA,Disable Preempt Ability" "0: Channel n can suspend a lower priority channel,1: Channel n cannot suspend any channel.."
|
|
newline
|
|
rbitfld.byte 0x00 4.--5. "GRPPRI,Channel n Current Group Priority" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--3. "CHPRI,Channel n Arbitration Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
repeat 16. (strings "19" "18" "17" "16" "23" "22" "21" "20" "27" "26" "25" "24" "31" "30" "29" "28" )(list 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F )
|
|
group.byte ($2+0x110)++0x00
|
|
line.byte 0x00 "DCHPRI$1,Channel Priority"
|
|
bitfld.byte 0x00 7. "ECP,Enable Channel Preemption" "0: Channel n cannot be suspended by a higher..,1: Channel n can be temporarily suspended by the.."
|
|
bitfld.byte 0x00 6. "DPA,Disable Preempt Ability" "0: Channel n can suspend a lower priority channel,1: Channel n cannot suspend any channel.."
|
|
newline
|
|
rbitfld.byte 0x00 4.--5. "GRPPRI,Channel n Current Group Priority" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--3. "CHPRI,Channel n Arbitration Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "TCD0_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1004++0x01
|
|
line.word 0x00 "TCD0_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1006++0x01
|
|
line.word 0x00 "TCD0_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1008++0x03
|
|
line.long 0x00 "TCD0_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1008++0x03
|
|
line.long 0x00 "TCD0_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1008++0x03
|
|
line.long 0x00 "TCD0_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x100C++0x03
|
|
line.long 0x00 "TCD0_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1010++0x03
|
|
line.long 0x00 "TCD0_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1014++0x01
|
|
line.word 0x00 "TCD0_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1016++0x01
|
|
line.word 0x00 "TCD0_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1016++0x01
|
|
line.word 0x00 "TCD0_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1018++0x03
|
|
line.long 0x00 "TCD0_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x101C++0x01
|
|
line.word 0x00 "TCD0_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x101E++0x01
|
|
line.word 0x00 "TCD0_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x101E++0x01
|
|
line.word 0x00 "TCD0_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1020++0x03
|
|
line.long 0x00 "TCD1_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1024++0x01
|
|
line.word 0x00 "TCD1_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1026++0x01
|
|
line.word 0x00 "TCD1_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1028++0x03
|
|
line.long 0x00 "TCD1_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1028++0x03
|
|
line.long 0x00 "TCD1_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1028++0x03
|
|
line.long 0x00 "TCD1_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x102C++0x03
|
|
line.long 0x00 "TCD1_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1030++0x03
|
|
line.long 0x00 "TCD1_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1034++0x01
|
|
line.word 0x00 "TCD1_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1036++0x01
|
|
line.word 0x00 "TCD1_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1036++0x01
|
|
line.word 0x00 "TCD1_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1038++0x03
|
|
line.long 0x00 "TCD1_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x103C++0x01
|
|
line.word 0x00 "TCD1_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x103E++0x01
|
|
line.word 0x00 "TCD1_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x103E++0x01
|
|
line.word 0x00 "TCD1_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1040++0x03
|
|
line.long 0x00 "TCD2_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1044++0x01
|
|
line.word 0x00 "TCD2_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1046++0x01
|
|
line.word 0x00 "TCD2_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1048++0x03
|
|
line.long 0x00 "TCD2_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1048++0x03
|
|
line.long 0x00 "TCD2_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1048++0x03
|
|
line.long 0x00 "TCD2_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x104C++0x03
|
|
line.long 0x00 "TCD2_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1050++0x03
|
|
line.long 0x00 "TCD2_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1054++0x01
|
|
line.word 0x00 "TCD2_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1056++0x01
|
|
line.word 0x00 "TCD2_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1056++0x01
|
|
line.word 0x00 "TCD2_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1058++0x03
|
|
line.long 0x00 "TCD2_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x105C++0x01
|
|
line.word 0x00 "TCD2_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x105E++0x01
|
|
line.word 0x00 "TCD2_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x105E++0x01
|
|
line.word 0x00 "TCD2_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1060++0x03
|
|
line.long 0x00 "TCD3_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1064++0x01
|
|
line.word 0x00 "TCD3_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1066++0x01
|
|
line.word 0x00 "TCD3_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1068++0x03
|
|
line.long 0x00 "TCD3_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1068++0x03
|
|
line.long 0x00 "TCD3_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1068++0x03
|
|
line.long 0x00 "TCD3_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x106C++0x03
|
|
line.long 0x00 "TCD3_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1070++0x03
|
|
line.long 0x00 "TCD3_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1074++0x01
|
|
line.word 0x00 "TCD3_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1076++0x01
|
|
line.word 0x00 "TCD3_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1076++0x01
|
|
line.word 0x00 "TCD3_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1078++0x03
|
|
line.long 0x00 "TCD3_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x107C++0x01
|
|
line.word 0x00 "TCD3_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x107E++0x01
|
|
line.word 0x00 "TCD3_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x107E++0x01
|
|
line.word 0x00 "TCD3_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1080++0x03
|
|
line.long 0x00 "TCD4_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1084++0x01
|
|
line.word 0x00 "TCD4_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1086++0x01
|
|
line.word 0x00 "TCD4_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1088++0x03
|
|
line.long 0x00 "TCD4_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1088++0x03
|
|
line.long 0x00 "TCD4_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1088++0x03
|
|
line.long 0x00 "TCD4_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x108C++0x03
|
|
line.long 0x00 "TCD4_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1090++0x03
|
|
line.long 0x00 "TCD4_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1094++0x01
|
|
line.word 0x00 "TCD4_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1096++0x01
|
|
line.word 0x00 "TCD4_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1096++0x01
|
|
line.word 0x00 "TCD4_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1098++0x03
|
|
line.long 0x00 "TCD4_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x109C++0x01
|
|
line.word 0x00 "TCD4_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x109E++0x01
|
|
line.word 0x00 "TCD4_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x109E++0x01
|
|
line.word 0x00 "TCD4_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x10A0++0x03
|
|
line.long 0x00 "TCD5_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x10A4++0x01
|
|
line.word 0x00 "TCD5_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x10A6++0x01
|
|
line.word 0x00 "TCD5_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x10A8++0x03
|
|
line.long 0x00 "TCD5_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10A8++0x03
|
|
line.long 0x00 "TCD5_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10A8++0x03
|
|
line.long 0x00 "TCD5_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10AC++0x03
|
|
line.long 0x00 "TCD5_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x10B0++0x03
|
|
line.long 0x00 "TCD5_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x10B4++0x01
|
|
line.word 0x00 "TCD5_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x10B6++0x01
|
|
line.word 0x00 "TCD5_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x10B6++0x01
|
|
line.word 0x00 "TCD5_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x10B8++0x03
|
|
line.long 0x00 "TCD5_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x10BC++0x01
|
|
line.word 0x00 "TCD5_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x10BE++0x01
|
|
line.word 0x00 "TCD5_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x10BE++0x01
|
|
line.word 0x00 "TCD5_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x10C0++0x03
|
|
line.long 0x00 "TCD6_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x10C4++0x01
|
|
line.word 0x00 "TCD6_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x10C6++0x01
|
|
line.word 0x00 "TCD6_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x10C8++0x03
|
|
line.long 0x00 "TCD6_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10C8++0x03
|
|
line.long 0x00 "TCD6_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10C8++0x03
|
|
line.long 0x00 "TCD6_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10CC++0x03
|
|
line.long 0x00 "TCD6_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x10D0++0x03
|
|
line.long 0x00 "TCD6_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x10D4++0x01
|
|
line.word 0x00 "TCD6_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x10D6++0x01
|
|
line.word 0x00 "TCD6_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x10D6++0x01
|
|
line.word 0x00 "TCD6_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x10D8++0x03
|
|
line.long 0x00 "TCD6_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x10DC++0x01
|
|
line.word 0x00 "TCD6_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x10DE++0x01
|
|
line.word 0x00 "TCD6_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x10DE++0x01
|
|
line.word 0x00 "TCD6_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x10E0++0x03
|
|
line.long 0x00 "TCD7_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x10E4++0x01
|
|
line.word 0x00 "TCD7_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x10E6++0x01
|
|
line.word 0x00 "TCD7_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x10E8++0x03
|
|
line.long 0x00 "TCD7_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10E8++0x03
|
|
line.long 0x00 "TCD7_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10E8++0x03
|
|
line.long 0x00 "TCD7_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10EC++0x03
|
|
line.long 0x00 "TCD7_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x10F0++0x03
|
|
line.long 0x00 "TCD7_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x10F4++0x01
|
|
line.word 0x00 "TCD7_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x10F6++0x01
|
|
line.word 0x00 "TCD7_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x10F6++0x01
|
|
line.word 0x00 "TCD7_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x10F8++0x03
|
|
line.long 0x00 "TCD7_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x10FC++0x01
|
|
line.word 0x00 "TCD7_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x10FE++0x01
|
|
line.word 0x00 "TCD7_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x10FE++0x01
|
|
line.word 0x00 "TCD7_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1100++0x03
|
|
line.long 0x00 "TCD8_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1104++0x01
|
|
line.word 0x00 "TCD8_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1106++0x01
|
|
line.word 0x00 "TCD8_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "TCD8_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "TCD8_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "TCD8_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x110C++0x03
|
|
line.long 0x00 "TCD8_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1110++0x03
|
|
line.long 0x00 "TCD8_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1114++0x01
|
|
line.word 0x00 "TCD8_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1116++0x01
|
|
line.word 0x00 "TCD8_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1116++0x01
|
|
line.word 0x00 "TCD8_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1118++0x03
|
|
line.long 0x00 "TCD8_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x111C++0x01
|
|
line.word 0x00 "TCD8_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x111E++0x01
|
|
line.word 0x00 "TCD8_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x111E++0x01
|
|
line.word 0x00 "TCD8_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1120++0x03
|
|
line.long 0x00 "TCD9_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1124++0x01
|
|
line.word 0x00 "TCD9_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1126++0x01
|
|
line.word 0x00 "TCD9_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "TCD9_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "TCD9_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "TCD9_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x112C++0x03
|
|
line.long 0x00 "TCD9_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1130++0x03
|
|
line.long 0x00 "TCD9_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1134++0x01
|
|
line.word 0x00 "TCD9_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1136++0x01
|
|
line.word 0x00 "TCD9_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1136++0x01
|
|
line.word 0x00 "TCD9_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1138++0x03
|
|
line.long 0x00 "TCD9_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x113C++0x01
|
|
line.word 0x00 "TCD9_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x113E++0x01
|
|
line.word 0x00 "TCD9_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x113E++0x01
|
|
line.word 0x00 "TCD9_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1140++0x03
|
|
line.long 0x00 "TCD10_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1144++0x01
|
|
line.word 0x00 "TCD10_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1146++0x01
|
|
line.word 0x00 "TCD10_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1148++0x03
|
|
line.long 0x00 "TCD10_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1148++0x03
|
|
line.long 0x00 "TCD10_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1148++0x03
|
|
line.long 0x00 "TCD10_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x114C++0x03
|
|
line.long 0x00 "TCD10_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1150++0x03
|
|
line.long 0x00 "TCD10_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1154++0x01
|
|
line.word 0x00 "TCD10_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1156++0x01
|
|
line.word 0x00 "TCD10_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1156++0x01
|
|
line.word 0x00 "TCD10_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1158++0x03
|
|
line.long 0x00 "TCD10_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x115C++0x01
|
|
line.word 0x00 "TCD10_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x115E++0x01
|
|
line.word 0x00 "TCD10_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x115E++0x01
|
|
line.word 0x00 "TCD10_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1160++0x03
|
|
line.long 0x00 "TCD11_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1164++0x01
|
|
line.word 0x00 "TCD11_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1166++0x01
|
|
line.word 0x00 "TCD11_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1168++0x03
|
|
line.long 0x00 "TCD11_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1168++0x03
|
|
line.long 0x00 "TCD11_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1168++0x03
|
|
line.long 0x00 "TCD11_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x116C++0x03
|
|
line.long 0x00 "TCD11_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1170++0x03
|
|
line.long 0x00 "TCD11_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1174++0x01
|
|
line.word 0x00 "TCD11_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1176++0x01
|
|
line.word 0x00 "TCD11_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1176++0x01
|
|
line.word 0x00 "TCD11_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1178++0x03
|
|
line.long 0x00 "TCD11_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x117C++0x01
|
|
line.word 0x00 "TCD11_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x117E++0x01
|
|
line.word 0x00 "TCD11_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x117E++0x01
|
|
line.word 0x00 "TCD11_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1180++0x03
|
|
line.long 0x00 "TCD12_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1184++0x01
|
|
line.word 0x00 "TCD12_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1186++0x01
|
|
line.word 0x00 "TCD12_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "TCD12_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "TCD12_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "TCD12_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x118C++0x03
|
|
line.long 0x00 "TCD12_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1190++0x03
|
|
line.long 0x00 "TCD12_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1194++0x01
|
|
line.word 0x00 "TCD12_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1196++0x01
|
|
line.word 0x00 "TCD12_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1196++0x01
|
|
line.word 0x00 "TCD12_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1198++0x03
|
|
line.long 0x00 "TCD12_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x119C++0x01
|
|
line.word 0x00 "TCD12_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x119E++0x01
|
|
line.word 0x00 "TCD12_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x119E++0x01
|
|
line.word 0x00 "TCD12_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x11A0++0x03
|
|
line.long 0x00 "TCD13_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x11A4++0x01
|
|
line.word 0x00 "TCD13_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x11A6++0x01
|
|
line.word 0x00 "TCD13_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "TCD13_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "TCD13_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "TCD13_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11AC++0x03
|
|
line.long 0x00 "TCD13_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x11B0++0x03
|
|
line.long 0x00 "TCD13_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x11B4++0x01
|
|
line.word 0x00 "TCD13_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x11B6++0x01
|
|
line.word 0x00 "TCD13_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x11B6++0x01
|
|
line.word 0x00 "TCD13_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x11B8++0x03
|
|
line.long 0x00 "TCD13_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x11BC++0x01
|
|
line.word 0x00 "TCD13_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x11BE++0x01
|
|
line.word 0x00 "TCD13_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x11BE++0x01
|
|
line.word 0x00 "TCD13_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x11C0++0x03
|
|
line.long 0x00 "TCD14_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x11C4++0x01
|
|
line.word 0x00 "TCD14_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x11C6++0x01
|
|
line.word 0x00 "TCD14_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x11C8++0x03
|
|
line.long 0x00 "TCD14_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11C8++0x03
|
|
line.long 0x00 "TCD14_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11C8++0x03
|
|
line.long 0x00 "TCD14_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11CC++0x03
|
|
line.long 0x00 "TCD14_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x11D0++0x03
|
|
line.long 0x00 "TCD14_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x11D4++0x01
|
|
line.word 0x00 "TCD14_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x11D6++0x01
|
|
line.word 0x00 "TCD14_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x11D6++0x01
|
|
line.word 0x00 "TCD14_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x11D8++0x03
|
|
line.long 0x00 "TCD14_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x11DC++0x01
|
|
line.word 0x00 "TCD14_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x11DE++0x01
|
|
line.word 0x00 "TCD14_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x11DE++0x01
|
|
line.word 0x00 "TCD14_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x11E0++0x03
|
|
line.long 0x00 "TCD15_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x11E4++0x01
|
|
line.word 0x00 "TCD15_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x11E6++0x01
|
|
line.word 0x00 "TCD15_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x11E8++0x03
|
|
line.long 0x00 "TCD15_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11E8++0x03
|
|
line.long 0x00 "TCD15_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11E8++0x03
|
|
line.long 0x00 "TCD15_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11EC++0x03
|
|
line.long 0x00 "TCD15_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x11F0++0x03
|
|
line.long 0x00 "TCD15_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x11F4++0x01
|
|
line.word 0x00 "TCD15_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x11F6++0x01
|
|
line.word 0x00 "TCD15_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x11F6++0x01
|
|
line.word 0x00 "TCD15_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x11F8++0x03
|
|
line.long 0x00 "TCD15_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x11FC++0x01
|
|
line.word 0x00 "TCD15_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x11FE++0x01
|
|
line.word 0x00 "TCD15_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x11FE++0x01
|
|
line.word 0x00 "TCD15_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1200++0x03
|
|
line.long 0x00 "TCD16_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1204++0x01
|
|
line.word 0x00 "TCD16_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1206++0x01
|
|
line.word 0x00 "TCD16_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "TCD16_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "TCD16_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "TCD16_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x120C++0x03
|
|
line.long 0x00 "TCD16_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1210++0x03
|
|
line.long 0x00 "TCD16_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1214++0x01
|
|
line.word 0x00 "TCD16_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1216++0x01
|
|
line.word 0x00 "TCD16_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1216++0x01
|
|
line.word 0x00 "TCD16_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1218++0x03
|
|
line.long 0x00 "TCD16_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x121C++0x01
|
|
line.word 0x00 "TCD16_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x121E++0x01
|
|
line.word 0x00 "TCD16_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x121E++0x01
|
|
line.word 0x00 "TCD16_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1220++0x03
|
|
line.long 0x00 "TCD17_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1224++0x01
|
|
line.word 0x00 "TCD17_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1226++0x01
|
|
line.word 0x00 "TCD17_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "TCD17_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "TCD17_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "TCD17_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x122C++0x03
|
|
line.long 0x00 "TCD17_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1230++0x03
|
|
line.long 0x00 "TCD17_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1234++0x01
|
|
line.word 0x00 "TCD17_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1236++0x01
|
|
line.word 0x00 "TCD17_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1236++0x01
|
|
line.word 0x00 "TCD17_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1238++0x03
|
|
line.long 0x00 "TCD17_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x123C++0x01
|
|
line.word 0x00 "TCD17_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x123E++0x01
|
|
line.word 0x00 "TCD17_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x123E++0x01
|
|
line.word 0x00 "TCD17_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1240++0x03
|
|
line.long 0x00 "TCD18_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1244++0x01
|
|
line.word 0x00 "TCD18_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1246++0x01
|
|
line.word 0x00 "TCD18_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1248++0x03
|
|
line.long 0x00 "TCD18_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1248++0x03
|
|
line.long 0x00 "TCD18_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1248++0x03
|
|
line.long 0x00 "TCD18_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x124C++0x03
|
|
line.long 0x00 "TCD18_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1250++0x03
|
|
line.long 0x00 "TCD18_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1254++0x01
|
|
line.word 0x00 "TCD18_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1256++0x01
|
|
line.word 0x00 "TCD18_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1256++0x01
|
|
line.word 0x00 "TCD18_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1258++0x03
|
|
line.long 0x00 "TCD18_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x125C++0x01
|
|
line.word 0x00 "TCD18_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x125E++0x01
|
|
line.word 0x00 "TCD18_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x125E++0x01
|
|
line.word 0x00 "TCD18_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1260++0x03
|
|
line.long 0x00 "TCD19_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1264++0x01
|
|
line.word 0x00 "TCD19_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1266++0x01
|
|
line.word 0x00 "TCD19_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1268++0x03
|
|
line.long 0x00 "TCD19_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1268++0x03
|
|
line.long 0x00 "TCD19_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1268++0x03
|
|
line.long 0x00 "TCD19_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x126C++0x03
|
|
line.long 0x00 "TCD19_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1270++0x03
|
|
line.long 0x00 "TCD19_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1274++0x01
|
|
line.word 0x00 "TCD19_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1276++0x01
|
|
line.word 0x00 "TCD19_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1276++0x01
|
|
line.word 0x00 "TCD19_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1278++0x03
|
|
line.long 0x00 "TCD19_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x127C++0x01
|
|
line.word 0x00 "TCD19_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x127E++0x01
|
|
line.word 0x00 "TCD19_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x127E++0x01
|
|
line.word 0x00 "TCD19_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1280++0x03
|
|
line.long 0x00 "TCD20_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1284++0x01
|
|
line.word 0x00 "TCD20_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1286++0x01
|
|
line.word 0x00 "TCD20_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "TCD20_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "TCD20_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "TCD20_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x128C++0x03
|
|
line.long 0x00 "TCD20_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1290++0x03
|
|
line.long 0x00 "TCD20_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1294++0x01
|
|
line.word 0x00 "TCD20_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1296++0x01
|
|
line.word 0x00 "TCD20_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1296++0x01
|
|
line.word 0x00 "TCD20_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1298++0x03
|
|
line.long 0x00 "TCD20_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x129C++0x01
|
|
line.word 0x00 "TCD20_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x129E++0x01
|
|
line.word 0x00 "TCD20_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x129E++0x01
|
|
line.word 0x00 "TCD20_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x12A0++0x03
|
|
line.long 0x00 "TCD21_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x12A4++0x01
|
|
line.word 0x00 "TCD21_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x12A6++0x01
|
|
line.word 0x00 "TCD21_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "TCD21_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "TCD21_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "TCD21_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12AC++0x03
|
|
line.long 0x00 "TCD21_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x12B0++0x03
|
|
line.long 0x00 "TCD21_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x12B4++0x01
|
|
line.word 0x00 "TCD21_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x12B6++0x01
|
|
line.word 0x00 "TCD21_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x12B6++0x01
|
|
line.word 0x00 "TCD21_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x12B8++0x03
|
|
line.long 0x00 "TCD21_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x12BC++0x01
|
|
line.word 0x00 "TCD21_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x12BE++0x01
|
|
line.word 0x00 "TCD21_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x12BE++0x01
|
|
line.word 0x00 "TCD21_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x12C0++0x03
|
|
line.long 0x00 "TCD22_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x12C4++0x01
|
|
line.word 0x00 "TCD22_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x12C6++0x01
|
|
line.word 0x00 "TCD22_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x12C8++0x03
|
|
line.long 0x00 "TCD22_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12C8++0x03
|
|
line.long 0x00 "TCD22_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12C8++0x03
|
|
line.long 0x00 "TCD22_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12CC++0x03
|
|
line.long 0x00 "TCD22_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x12D0++0x03
|
|
line.long 0x00 "TCD22_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x12D4++0x01
|
|
line.word 0x00 "TCD22_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x12D6++0x01
|
|
line.word 0x00 "TCD22_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x12D6++0x01
|
|
line.word 0x00 "TCD22_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x12D8++0x03
|
|
line.long 0x00 "TCD22_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x12DC++0x01
|
|
line.word 0x00 "TCD22_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x12DE++0x01
|
|
line.word 0x00 "TCD22_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x12DE++0x01
|
|
line.word 0x00 "TCD22_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x12E0++0x03
|
|
line.long 0x00 "TCD23_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x12E4++0x01
|
|
line.word 0x00 "TCD23_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x12E6++0x01
|
|
line.word 0x00 "TCD23_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x12E8++0x03
|
|
line.long 0x00 "TCD23_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12E8++0x03
|
|
line.long 0x00 "TCD23_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12E8++0x03
|
|
line.long 0x00 "TCD23_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12EC++0x03
|
|
line.long 0x00 "TCD23_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x12F0++0x03
|
|
line.long 0x00 "TCD23_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x12F4++0x01
|
|
line.word 0x00 "TCD23_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x12F6++0x01
|
|
line.word 0x00 "TCD23_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x12F6++0x01
|
|
line.word 0x00 "TCD23_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x12F8++0x03
|
|
line.long 0x00 "TCD23_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x12FC++0x01
|
|
line.word 0x00 "TCD23_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x12FE++0x01
|
|
line.word 0x00 "TCD23_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x12FE++0x01
|
|
line.word 0x00 "TCD23_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1300++0x03
|
|
line.long 0x00 "TCD24_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1304++0x01
|
|
line.word 0x00 "TCD24_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1306++0x01
|
|
line.word 0x00 "TCD24_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "TCD24_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "TCD24_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "TCD24_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x130C++0x03
|
|
line.long 0x00 "TCD24_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1310++0x03
|
|
line.long 0x00 "TCD24_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1314++0x01
|
|
line.word 0x00 "TCD24_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1316++0x01
|
|
line.word 0x00 "TCD24_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1316++0x01
|
|
line.word 0x00 "TCD24_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1318++0x03
|
|
line.long 0x00 "TCD24_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x131C++0x01
|
|
line.word 0x00 "TCD24_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x131E++0x01
|
|
line.word 0x00 "TCD24_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x131E++0x01
|
|
line.word 0x00 "TCD24_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1320++0x03
|
|
line.long 0x00 "TCD25_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1324++0x01
|
|
line.word 0x00 "TCD25_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1326++0x01
|
|
line.word 0x00 "TCD25_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "TCD25_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "TCD25_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "TCD25_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x132C++0x03
|
|
line.long 0x00 "TCD25_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1330++0x03
|
|
line.long 0x00 "TCD25_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1334++0x01
|
|
line.word 0x00 "TCD25_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1336++0x01
|
|
line.word 0x00 "TCD25_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1336++0x01
|
|
line.word 0x00 "TCD25_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1338++0x03
|
|
line.long 0x00 "TCD25_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x133C++0x01
|
|
line.word 0x00 "TCD25_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x133E++0x01
|
|
line.word 0x00 "TCD25_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x133E++0x01
|
|
line.word 0x00 "TCD25_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1340++0x03
|
|
line.long 0x00 "TCD26_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1344++0x01
|
|
line.word 0x00 "TCD26_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1346++0x01
|
|
line.word 0x00 "TCD26_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1348++0x03
|
|
line.long 0x00 "TCD26_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1348++0x03
|
|
line.long 0x00 "TCD26_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1348++0x03
|
|
line.long 0x00 "TCD26_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x134C++0x03
|
|
line.long 0x00 "TCD26_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1350++0x03
|
|
line.long 0x00 "TCD26_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1354++0x01
|
|
line.word 0x00 "TCD26_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1356++0x01
|
|
line.word 0x00 "TCD26_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1356++0x01
|
|
line.word 0x00 "TCD26_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1358++0x03
|
|
line.long 0x00 "TCD26_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x135C++0x01
|
|
line.word 0x00 "TCD26_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x135E++0x01
|
|
line.word 0x00 "TCD26_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x135E++0x01
|
|
line.word 0x00 "TCD26_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1360++0x03
|
|
line.long 0x00 "TCD27_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1364++0x01
|
|
line.word 0x00 "TCD27_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1366++0x01
|
|
line.word 0x00 "TCD27_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1368++0x03
|
|
line.long 0x00 "TCD27_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1368++0x03
|
|
line.long 0x00 "TCD27_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1368++0x03
|
|
line.long 0x00 "TCD27_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x136C++0x03
|
|
line.long 0x00 "TCD27_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1370++0x03
|
|
line.long 0x00 "TCD27_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1374++0x01
|
|
line.word 0x00 "TCD27_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1376++0x01
|
|
line.word 0x00 "TCD27_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1376++0x01
|
|
line.word 0x00 "TCD27_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1378++0x03
|
|
line.long 0x00 "TCD27_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x137C++0x01
|
|
line.word 0x00 "TCD27_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x137E++0x01
|
|
line.word 0x00 "TCD27_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x137E++0x01
|
|
line.word 0x00 "TCD27_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1380++0x03
|
|
line.long 0x00 "TCD28_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1384++0x01
|
|
line.word 0x00 "TCD28_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1386++0x01
|
|
line.word 0x00 "TCD28_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1388++0x03
|
|
line.long 0x00 "TCD28_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1388++0x03
|
|
line.long 0x00 "TCD28_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1388++0x03
|
|
line.long 0x00 "TCD28_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x138C++0x03
|
|
line.long 0x00 "TCD28_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1390++0x03
|
|
line.long 0x00 "TCD28_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1394++0x01
|
|
line.word 0x00 "TCD28_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1396++0x01
|
|
line.word 0x00 "TCD28_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1396++0x01
|
|
line.word 0x00 "TCD28_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1398++0x03
|
|
line.long 0x00 "TCD28_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x139C++0x01
|
|
line.word 0x00 "TCD28_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x139E++0x01
|
|
line.word 0x00 "TCD28_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x139E++0x01
|
|
line.word 0x00 "TCD28_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x13A0++0x03
|
|
line.long 0x00 "TCD29_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x13A4++0x01
|
|
line.word 0x00 "TCD29_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x13A6++0x01
|
|
line.word 0x00 "TCD29_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x13A8++0x03
|
|
line.long 0x00 "TCD29_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13A8++0x03
|
|
line.long 0x00 "TCD29_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13A8++0x03
|
|
line.long 0x00 "TCD29_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13AC++0x03
|
|
line.long 0x00 "TCD29_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x13B0++0x03
|
|
line.long 0x00 "TCD29_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x13B4++0x01
|
|
line.word 0x00 "TCD29_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x13B6++0x01
|
|
line.word 0x00 "TCD29_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x13B6++0x01
|
|
line.word 0x00 "TCD29_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x13B8++0x03
|
|
line.long 0x00 "TCD29_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x13BC++0x01
|
|
line.word 0x00 "TCD29_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x13BE++0x01
|
|
line.word 0x00 "TCD29_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x13BE++0x01
|
|
line.word 0x00 "TCD29_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x13C0++0x03
|
|
line.long 0x00 "TCD30_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x13C4++0x01
|
|
line.word 0x00 "TCD30_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x13C6++0x01
|
|
line.word 0x00 "TCD30_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x13C8++0x03
|
|
line.long 0x00 "TCD30_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13C8++0x03
|
|
line.long 0x00 "TCD30_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13C8++0x03
|
|
line.long 0x00 "TCD30_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13CC++0x03
|
|
line.long 0x00 "TCD30_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x13D0++0x03
|
|
line.long 0x00 "TCD30_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x13D4++0x01
|
|
line.word 0x00 "TCD30_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x13D6++0x01
|
|
line.word 0x00 "TCD30_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x13D6++0x01
|
|
line.word 0x00 "TCD30_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x13D8++0x03
|
|
line.long 0x00 "TCD30_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x13DC++0x01
|
|
line.word 0x00 "TCD30_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x13DE++0x01
|
|
line.word 0x00 "TCD30_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x13DE++0x01
|
|
line.word 0x00 "TCD30_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x13E0++0x03
|
|
line.long 0x00 "TCD31_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x13E4++0x01
|
|
line.word 0x00 "TCD31_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x13E6++0x01
|
|
line.word 0x00 "TCD31_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x13E8++0x03
|
|
line.long 0x00 "TCD31_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13E8++0x03
|
|
line.long 0x00 "TCD31_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13E8++0x03
|
|
line.long 0x00 "TCD31_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13EC++0x03
|
|
line.long 0x00 "TCD31_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x13F0++0x03
|
|
line.long 0x00 "TCD31_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x13F4++0x01
|
|
line.word 0x00 "TCD31_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x13F6++0x01
|
|
line.word 0x00 "TCD31_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x13F6++0x01
|
|
line.word 0x00 "TCD31_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x13F8++0x03
|
|
line.long 0x00 "TCD31_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x13FC++0x01
|
|
line.word 0x00 "TCD31_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x13FE++0x01
|
|
line.word 0x00 "TCD31_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x13FE++0x01
|
|
line.word 0x00 "TCD31_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
endif
|
|
sif cpuis("IMXRT1173-CM4")||cpuis("IMXRT1175-CM4")||cpuis("IMXRT1176-CM4")
|
|
base ad:0x40C14000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CR,Control"
|
|
rbitfld.long 0x00 31. "ACTIVE,eDMA Active Status" "0: eDMA is idle,1: eDMA is executing a channel"
|
|
hexmask.long.byte 0x00 24.--30. 1. "VERSION,eDMA version number"
|
|
newline
|
|
bitfld.long 0x00 17. "CX,Cancel Transfer" "0: Normal operation,1: Cancel the remaining data transfer"
|
|
bitfld.long 0x00 16. "ECX,Error Cancel Transfer" "0: Normal operation,1: Cancel the remaining data transfer"
|
|
newline
|
|
bitfld.long 0x00 10. "GRP1PRI,Channel Group 1 Priority" "0,1"
|
|
bitfld.long 0x00 8. "GRP0PRI,Channel Group 0 Priority" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "EMLM,Enable Minor Loop Mapping" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 6. "CLM,Continuous Link Mode" "0: Continuous link mode is off,1: Continuous link mode is on"
|
|
newline
|
|
bitfld.long 0x00 5. "HALT,Halt eDMA Operations" "0: Normal operation,1: eDMA operations halted"
|
|
bitfld.long 0x00 4. "HOE,Halt On Error" "0: Normal operation,1: Error causes HALT field to be automatically.."
|
|
newline
|
|
bitfld.long 0x00 3. "ERGA,Enable Round Robin Group Arbitration" "0: Fixed priority arbitration,1: Round robin arbitration"
|
|
bitfld.long 0x00 2. "ERCA,Enable Round Robin Channel Arbitration" "0: Fixed priority arbitration within each group,1: Round robin arbitration within each group"
|
|
newline
|
|
bitfld.long 0x00 1. "EDBG,Enable Debug" "0: When the chip is in Debug mode the eDMA..,1: When the chip is in debug mode the DMA stalls.."
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "ES,Error Status"
|
|
bitfld.long 0x00 31. "VLD,Logical OR of all ERR status fields" "0: No ERR fields are 1,1: At least one ERR field has a value of 1.."
|
|
bitfld.long 0x00 16. "ECX,Transfer Canceled" "0: No canceled transfers,1: The most-recently recorded entry was a.."
|
|
newline
|
|
bitfld.long 0x00 15. "GPE,Group Priority Error" "0: No group priority error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 14. "CPE,Channel Priority Error" "0: No channel priority error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 8.--12. "ERRCHN,Error Channel Number or Canceled Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 7. "SAE,Source Address Error" "0: No source address configuration error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 6. "SOE,Source Offset Error" "0: No source offset configuration error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 5. "DAE,Destination Address Error" "0: No destination address configuration error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 4. "DOE,Destination Offset Error" "0: No destination offset configuration error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 3. "NCE,NBYTES/CITER Configuration Error" "0: No NBYTES/CITER configuration error,1: The most-recently recorded error was a.."
|
|
newline
|
|
bitfld.long 0x00 2. "SGE,Scatter/Gather Configuration Error" "0: No scatter/gather configuration error,1: The most-recently recorded error was a.."
|
|
bitfld.long 0x00 1. "SBE,Source Bus Error" "0: No source bus error,1: The most-recently recorded error was a bus.."
|
|
newline
|
|
bitfld.long 0x00 0. "DBE,Destination Bus Error" "0: No destination bus error,1: The most-recently recorded error was a bus.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ERQ,Enable Request"
|
|
bitfld.long 0x00 31. "ERQ31,Enable DMA Request 31" "0: The DMA request signal for channel 31 is..,1: The DMA request signal for channel 31 is.."
|
|
bitfld.long 0x00 30. "ERQ30,Enable DMA Request 30" "0: The DMA request signal for channel 30 is..,1: The DMA request signal for channel 30 is.."
|
|
newline
|
|
bitfld.long 0x00 29. "ERQ29,Enable DMA Request 29" "0: The DMA request signal for channel 29 is..,1: The DMA request signal for channel 29 is.."
|
|
bitfld.long 0x00 28. "ERQ28,Enable DMA Request 28" "0: The DMA request signal for channel 28 is..,1: The DMA request signal for channel 28 is.."
|
|
newline
|
|
bitfld.long 0x00 27. "ERQ27,Enable DMA Request 27" "0: The DMA request signal for channel 27 is..,1: The DMA request signal for channel 27 is.."
|
|
bitfld.long 0x00 26. "ERQ26,Enable DMA Request 26" "0: The DMA request signal for channel 26 is..,1: The DMA request signal for channel 26 is.."
|
|
newline
|
|
bitfld.long 0x00 25. "ERQ25,Enable DMA Request 25" "0: The DMA request signal for channel 25 is..,1: The DMA request signal for channel 25 is.."
|
|
bitfld.long 0x00 24. "ERQ24,Enable DMA Request 24" "0: The DMA request signal for channel 24 is..,1: The DMA request signal for channel 24 is.."
|
|
newline
|
|
bitfld.long 0x00 23. "ERQ23,Enable DMA Request 23" "0: The DMA request signal for channel 23 is..,1: The DMA request signal for channel 23 is.."
|
|
bitfld.long 0x00 22. "ERQ22,Enable DMA Request 22" "0: The DMA request signal for channel 22 is..,1: The DMA request signal for channel 22 is.."
|
|
newline
|
|
bitfld.long 0x00 21. "ERQ21,Enable DMA Request 21" "0: The DMA request signal for channel 21 is..,1: The DMA request signal for channel 21 is.."
|
|
bitfld.long 0x00 20. "ERQ20,Enable DMA Request 20" "0: The DMA request signal for channel 20 is..,1: The DMA request signal for channel 20 is.."
|
|
newline
|
|
bitfld.long 0x00 19. "ERQ19,Enable DMA Request 19" "0: The DMA request signal for channel 19 is..,1: The DMA request signal for channel 19 is.."
|
|
bitfld.long 0x00 18. "ERQ18,Enable DMA Request 18" "0: The DMA request signal for channel 18 is..,1: The DMA request signal for channel 18 is.."
|
|
newline
|
|
bitfld.long 0x00 17. "ERQ17,Enable DMA Request 17" "0: The DMA request signal for channel 17 is..,1: The DMA request signal for channel 17 is.."
|
|
bitfld.long 0x00 16. "ERQ16,Enable DMA Request 16" "0: The DMA request signal for channel 16 is..,1: The DMA request signal for channel 16 is.."
|
|
newline
|
|
bitfld.long 0x00 15. "ERQ15,Enable DMA Request 15" "0: The DMA request signal for channel 15 is..,1: The DMA request signal for channel 15 is.."
|
|
bitfld.long 0x00 14. "ERQ14,Enable DMA Request 14" "0: The DMA request signal for channel 14 is..,1: The DMA request signal for channel 14 is.."
|
|
newline
|
|
bitfld.long 0x00 13. "ERQ13,Enable DMA Request 13" "0: The DMA request signal for channel 13 is..,1: The DMA request signal for channel 13 is.."
|
|
bitfld.long 0x00 12. "ERQ12,Enable DMA Request 12" "0: The DMA request signal for channel 12 is..,1: The DMA request signal for channel 12 is.."
|
|
newline
|
|
bitfld.long 0x00 11. "ERQ11,Enable DMA Request 11" "0: The DMA request signal for channel 11 is..,1: The DMA request signal for channel 11 is.."
|
|
bitfld.long 0x00 10. "ERQ10,Enable DMA Request 10" "0: The DMA request signal for channel 10 is..,1: The DMA request signal for channel 10 is.."
|
|
newline
|
|
bitfld.long 0x00 9. "ERQ9,Enable DMA Request 9" "0: The DMA request signal for channel 9 is..,1: The DMA request signal for channel 9 is enabled"
|
|
bitfld.long 0x00 8. "ERQ8,Enable DMA Request 8" "0: The DMA request signal for channel 8 is..,1: The DMA request signal for channel 8 is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "ERQ7,Enable DMA Request 7" "0: The DMA request signal for channel 7 is..,1: The DMA request signal for channel 7 is enabled"
|
|
bitfld.long 0x00 6. "ERQ6,Enable DMA Request 6" "0: The DMA request signal for channel 6 is..,1: The DMA request signal for channel 6 is enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "ERQ5,Enable DMA Request 5" "0: The DMA request signal for channel 5 is..,1: The DMA request signal for channel 5 is enabled"
|
|
bitfld.long 0x00 4. "ERQ4,Enable DMA Request 4" "0: The DMA request signal for channel 4 is..,1: The DMA request signal for channel 4 is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "ERQ3,Enable DMA Request 3" "0: The DMA request signal for channel 3 is..,1: The DMA request signal for channel 3 is enabled"
|
|
bitfld.long 0x00 2. "ERQ2,Enable DMA Request 2" "0: The DMA request signal for channel 2 is..,1: The DMA request signal for channel 2 is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ERQ1,Enable DMA Request 1" "0: The DMA request signal for channel 1 is..,1: The DMA request signal for channel 1 is enabled"
|
|
bitfld.long 0x00 0. "ERQ0,Enable DMA Request 0" "0: The DMA request signal for channel 0 is..,1: The DMA request signal for channel 0 is enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "EEI,Enable Error Interrupt"
|
|
bitfld.long 0x00 31. "EEI31,Enable Error Interrupt 31" "0: An error on channel 31 does not generate an..,1: An error on channel 31 generates an error.."
|
|
bitfld.long 0x00 30. "EEI30,Enable Error Interrupt 30" "0: An error on channel 30 does not generate an..,1: An error on channel 30 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 29. "EEI29,Enable Error Interrupt 29" "0: An error on channel 29 does not generate an..,1: An error on channel 29 generates an error.."
|
|
bitfld.long 0x00 28. "EEI28,Enable Error Interrupt 28" "0: An error on channel 28 does not generate an..,1: An error on channel 28 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 27. "EEI27,Enable Error Interrupt 27" "0: An error on channel 27 does not generate an..,1: An error on channel 27 generates an error.."
|
|
bitfld.long 0x00 26. "EEI26,Enable Error Interrupt 26" "0: An error on channel 26 does not generate an..,1: An error on channel 26 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 25. "EEI25,Enable Error Interrupt 25" "0: An error on channel 25 does not generate an..,1: An error on channel 25 generates an error.."
|
|
bitfld.long 0x00 24. "EEI24,Enable Error Interrupt 24" "0: An error on channel 24 does not generate an..,1: An error on channel 24 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 23. "EEI23,Enable Error Interrupt 23" "0: An error on channel 23 does not generate an..,1: An error on channel 23 generates an error.."
|
|
bitfld.long 0x00 22. "EEI22,Enable Error Interrupt 22" "0: An error on channel 22 does not generate an..,1: An error on channel 22 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 21. "EEI21,Enable Error Interrupt 21" "0: An error on channel 21 does not generate an..,1: An error on channel 21 generates an error.."
|
|
bitfld.long 0x00 20. "EEI20,Enable Error Interrupt 20" "0: An error on channel 20 does not generate an..,1: An error on channel 20 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 19. "EEI19,Enable Error Interrupt 19" "0: An error on channel 19 does not generate an..,1: An error on channel 19 generates an error.."
|
|
bitfld.long 0x00 18. "EEI18,Enable Error Interrupt 18" "0: An error on channel 18 does not generate an..,1: An error on channel 18 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 17. "EEI17,Enable Error Interrupt 17" "0: An error on channel 17 does not generate an..,1: An error on channel 17 generates an error.."
|
|
bitfld.long 0x00 16. "EEI16,Enable Error Interrupt 16" "0: An error on channel 16 does not generate an..,1: An error on channel 16 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 15. "EEI15,Enable Error Interrupt 15" "0: An error on channel 15 does not generate an..,1: An error on channel 15 generates an error.."
|
|
bitfld.long 0x00 14. "EEI14,Enable Error Interrupt 14" "0: An error on channel 14 does not generate an..,1: An error on channel 14 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 13. "EEI13,Enable Error Interrupt 13" "0: An error on channel 13 does not generate an..,1: An error on channel 13 generates an error.."
|
|
bitfld.long 0x00 12. "EEI12,Enable Error Interrupt 12" "0: An error on channel 12 does not generate an..,1: An error on channel 12 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 11. "EEI11,Enable Error Interrupt 11" "0: An error on channel 11 does not generate an..,1: An error on channel 11 generates an error.."
|
|
bitfld.long 0x00 10. "EEI10,Enable Error Interrupt 10" "0: An error on channel 10 does not generate an..,1: An error on channel 10 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 9. "EEI9,Enable Error Interrupt 9" "0: An error on channel 9 does not generate an..,1: An error on channel 9 generates an error.."
|
|
bitfld.long 0x00 8. "EEI8,Enable Error Interrupt 8" "0: An error on channel 8 does not generate an..,1: An error on channel 8 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 7. "EEI7,Enable Error Interrupt 7" "0: An error on channel 7 does not generate an..,1: An error on channel 7 generates an error.."
|
|
bitfld.long 0x00 6. "EEI6,Enable Error Interrupt 6" "0: An error on channel 6 does not generate an..,1: An error on channel 6 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 5. "EEI5,Enable Error Interrupt 5" "0: An error on channel 5 does not generate an..,1: An error on channel 5 generates an error.."
|
|
bitfld.long 0x00 4. "EEI4,Enable Error Interrupt 4" "0: An error on channel 4 does not generate an..,1: An error on channel 4 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 3. "EEI3,Enable Error Interrupt 3" "0: An error on channel 3 does not generate an..,1: An error on channel 3 generates an error.."
|
|
bitfld.long 0x00 2. "EEI2,Enable Error Interrupt 2" "0: An error on channel 2 does not generate an..,1: An error on channel 2 generates an error.."
|
|
newline
|
|
bitfld.long 0x00 1. "EEI1,Enable Error Interrupt 1" "0: An error on channel 1 does not generate an..,1: An error on channel 1 generates an error.."
|
|
bitfld.long 0x00 0. "EEI0,Enable Error Interrupt 0" "0: An error on channel 0 does not generate an..,1: An error on channel 0 generates an error.."
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "CEEI,Clear Enable Error Interrupt"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "CAEE,Clear All Enable Error Interrupts" "0: Write 0 only to the EEI field specified in..,1: Write 0 to all fields in EEI"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CEEI,Clear Enable Error Interrupt" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x19++0x00
|
|
line.byte 0x00 "SEEI,Set Enable Error Interrupt"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "SAEE,Set All Enable Error Interrupts" "0: Write 1 only to the EEI field specified in..,1: Writes 1 to all fields in EEI"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "SEEI,Set Enable Error Interrupt" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1A++0x00
|
|
line.byte 0x00 "CERQ,Clear Enable Request"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "CAER,Clear All Enable Requests" "0: Write 0 to only the ERQ field specified in..,1: Write 0 to all fields in ERQ"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CERQ,Clear Enable Request" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1B++0x00
|
|
line.byte 0x00 "SERQ,Set Enable Request"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation ignore the other fields in this.."
|
|
bitfld.byte 0x00 6. "SAER,Set All Enable Requests" "0: Write 1 to only the ERQ field specified in..,1: Write 1 to all fields in ERQ"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "SERQ,Set Enable Request" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1C++0x00
|
|
line.byte 0x00 "CDNE,Clear DONE Status Bit"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "CADN,Clears All DONE fields" "0: Writes 0 to only the TCDn_CSR[DONE] field..,1: Writes 0 to all bits in TCDn_CSR[DONE]"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CDNE,Clear DONE field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1D++0x00
|
|
line.byte 0x00 "SSRT,Set START Bit"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "SAST,Set All START fields (activates all channels)" "0: Write 1 to only the TCDn_CSR[START] field..,1: Write 1 to all bits in TCDn_CSR[START]"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "SSRT,Set START field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1E++0x00
|
|
line.byte 0x00 "CERR,Clear Error"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "CAEI,Clear All Error Indicators" "0: Write 0 to only the ERR field specified in..,1: Write 0 to all fields in ERR"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CERR,Clear Error Indicator" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.byte 0x1F++0x00
|
|
line.byte 0x00 "CINT,Clear Interrupt Request"
|
|
bitfld.byte 0x00 7. "NOP,No Op Enable" "0: Normal operation,1: No operation all other fields in this.."
|
|
bitfld.byte 0x00 6. "CAIR,Clear All Interrupt Requests" "0: Clear only the INT field specified in the..,1: Clear all bits in INT"
|
|
newline
|
|
bitfld.byte 0x00 0.--4. "CINT,Clear Interrupt Request" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "INT,Interrupt Request"
|
|
eventfld.long 0x00 31. "INT31,Interrupt Request 31" "0: The interrupt request for channel 31 is cleared,1: The interrupt request for channel 31 is active"
|
|
eventfld.long 0x00 30. "INT30,Interrupt Request 30" "0: The interrupt request for channel 30 is cleared,1: The interrupt request for channel 30 is active"
|
|
newline
|
|
eventfld.long 0x00 29. "INT29,Interrupt Request 29" "0: The interrupt request for channel 29 is cleared,1: The interrupt request for channel 29 is active"
|
|
eventfld.long 0x00 28. "INT28,Interrupt Request 28" "0: The interrupt request for channel 28 is cleared,1: The interrupt request for channel 28 is active"
|
|
newline
|
|
eventfld.long 0x00 27. "INT27,Interrupt Request 27" "0: The interrupt request for channel 27 is cleared,1: The interrupt request for channel 27 is active"
|
|
eventfld.long 0x00 26. "INT26,Interrupt Request 26" "0: The interrupt request for channel 26 is cleared,1: The interrupt request for channel 26 is active"
|
|
newline
|
|
eventfld.long 0x00 25. "INT25,Interrupt Request 25" "0: The interrupt request for channel 25 is cleared,1: The interrupt request for channel 25 is active"
|
|
eventfld.long 0x00 24. "INT24,Interrupt Request 24" "0: The interrupt request for channel 24 is cleared,1: The interrupt request for channel 24 is active"
|
|
newline
|
|
eventfld.long 0x00 23. "INT23,Interrupt Request 23" "0: The interrupt request for channel 23 is cleared,1: The interrupt request for channel 23 is active"
|
|
eventfld.long 0x00 22. "INT22,Interrupt Request 22" "0: The interrupt request for channel 22 is cleared,1: The interrupt request for channel 22 is active"
|
|
newline
|
|
eventfld.long 0x00 21. "INT21,Interrupt Request 21" "0: The interrupt request for channel 21 is cleared,1: The interrupt request for channel 21 is active"
|
|
eventfld.long 0x00 20. "INT20,Interrupt Request 20" "0: The interrupt request for channel 20 is cleared,1: The interrupt request for channel 20 is active"
|
|
newline
|
|
eventfld.long 0x00 19. "INT19,Interrupt Request 19" "0: The interrupt request for channel 19 is cleared,1: The interrupt request for channel 19 is active"
|
|
eventfld.long 0x00 18. "INT18,Interrupt Request 18" "0: The interrupt request for channel 18 is cleared,1: The interrupt request for channel 18 is active"
|
|
newline
|
|
eventfld.long 0x00 17. "INT17,Interrupt Request 17" "0: The interrupt request for channel 17 is cleared,1: The interrupt request for channel 17 is active"
|
|
eventfld.long 0x00 16. "INT16,Interrupt Request 16" "0: The interrupt request for channel 16 is cleared,1: The interrupt request for channel 16 is active"
|
|
newline
|
|
eventfld.long 0x00 15. "INT15,Interrupt Request 15" "0: The interrupt request for channel 15 is cleared,1: The interrupt request for channel 15 is active"
|
|
eventfld.long 0x00 14. "INT14,Interrupt Request 14" "0: The interrupt request for channel 14 is cleared,1: The interrupt request for channel 14 is active"
|
|
newline
|
|
eventfld.long 0x00 13. "INT13,Interrupt Request 13" "0: The interrupt request for channel 13 is cleared,1: The interrupt request for channel 13 is active"
|
|
eventfld.long 0x00 12. "INT12,Interrupt Request 12" "0: The interrupt request for channel 12 is cleared,1: The interrupt request for channel 12 is active"
|
|
newline
|
|
eventfld.long 0x00 11. "INT11,Interrupt Request 11" "0: The interrupt request for channel 11 is cleared,1: The interrupt request for channel 11 is active"
|
|
eventfld.long 0x00 10. "INT10,Interrupt Request 10" "0: The interrupt request for channel 10 is cleared,1: The interrupt request for channel 10 is active"
|
|
newline
|
|
eventfld.long 0x00 9. "INT9,Interrupt Request 9" "0: The interrupt request for channel 9 is cleared,1: The interrupt request for channel 9 is active"
|
|
eventfld.long 0x00 8. "INT8,Interrupt Request 8" "0: The interrupt request for channel 8 is cleared,1: The interrupt request for channel 8 is active"
|
|
newline
|
|
eventfld.long 0x00 7. "INT7,Interrupt Request 7" "0: The interrupt request for channel 7 is cleared,1: The interrupt request for channel 7 is active"
|
|
eventfld.long 0x00 6. "INT6,Interrupt Request 6" "0: The interrupt request for channel 6 is cleared,1: The interrupt request for channel 6 is active"
|
|
newline
|
|
eventfld.long 0x00 5. "INT5,Interrupt Request 5" "0: The interrupt request for channel 5 is cleared,1: The interrupt request for channel 5 is active"
|
|
eventfld.long 0x00 4. "INT4,Interrupt Request 4" "0: The interrupt request for channel 4 is cleared,1: The interrupt request for channel 4 is active"
|
|
newline
|
|
eventfld.long 0x00 3. "INT3,Interrupt Request 3" "0: The interrupt request for channel 3 is cleared,1: The interrupt request for channel 3 is active"
|
|
eventfld.long 0x00 2. "INT2,Interrupt Request 2" "0: The interrupt request for channel 2 is cleared,1: The interrupt request for channel 2 is active"
|
|
newline
|
|
eventfld.long 0x00 1. "INT1,Interrupt Request 1" "0: The interrupt request for channel 1 is cleared,1: The interrupt request for channel 1 is active"
|
|
eventfld.long 0x00 0. "INT0,Interrupt Request 0" "0: The interrupt request for channel 0 is cleared,1: The interrupt request for channel 0 is active"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "ERR,Error"
|
|
eventfld.long 0x00 31. "ERR31,Error In Channel 31" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 30. "ERR30,Error In Channel 30" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 29. "ERR29,Error In Channel 29" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 28. "ERR28,Error In Channel 28" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 27. "ERR27,Error In Channel 27" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 26. "ERR26,Error In Channel 26" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 25. "ERR25,Error In Channel 25" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 24. "ERR24,Error In Channel 24" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 23. "ERR23,Error In Channel 23" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 22. "ERR22,Error In Channel 22" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 21. "ERR21,Error In Channel 21" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 20. "ERR20,Error In Channel 20" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 19. "ERR19,Error In Channel 19" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 18. "ERR18,Error In Channel 18" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 17. "ERR17,Error In Channel 17" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 16. "ERR16,Error In Channel 16" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 15. "ERR15,Error In Channel 15" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 14. "ERR14,Error In Channel 14" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 13. "ERR13,Error In Channel 13" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 12. "ERR12,Error In Channel 12" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 11. "ERR11,Error In Channel 11" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 10. "ERR10,Error In Channel 10" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 9. "ERR9,Error In Channel 9" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 8. "ERR8,Error In Channel 8" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 7. "ERR7,Error In Channel 7" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 6. "ERR6,Error In Channel 6" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 5. "ERR5,Error In Channel 5" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 4. "ERR4,Error In Channel 4" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 3. "ERR3,Error In Channel 3" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 2. "ERR2,Error In Channel 2" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
newline
|
|
eventfld.long 0x00 1. "ERR1,Error In Channel 1" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
eventfld.long 0x00 0. "ERR0,Error In Channel 0" "0: No error in this channel has occurred,1: An error in this channel has occurred"
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "HRS,Hardware Request Status"
|
|
bitfld.long 0x00 31. "HRS31,Hardware Request Status Channel 31" "0: A hardware service request for channel 31 is..,1: A hardware service request for channel 31 is.."
|
|
bitfld.long 0x00 30. "HRS30,Hardware Request Status Channel 30" "0: A hardware service request for channel 30 is..,1: A hardware service request for channel 30 is.."
|
|
newline
|
|
bitfld.long 0x00 29. "HRS29,Hardware Request Status Channel 29" "0: A hardware service request for channel 29 is..,1: A hardware service request for channel 29 is.."
|
|
bitfld.long 0x00 28. "HRS28,Hardware Request Status Channel 28" "0: A hardware service request for channel 28 is..,1: A hardware service request for channel 28 is.."
|
|
newline
|
|
bitfld.long 0x00 27. "HRS27,Hardware Request Status Channel 27" "0: A hardware service request for channel 27 is..,1: A hardware service request for channel 27 is.."
|
|
bitfld.long 0x00 26. "HRS26,Hardware Request Status Channel 26" "0: A hardware service request for channel 26 is..,1: A hardware service request for channel 26 is.."
|
|
newline
|
|
bitfld.long 0x00 25. "HRS25,Hardware Request Status Channel 25" "0: A hardware service request for channel 25 is..,1: A hardware service request for channel 25 is.."
|
|
bitfld.long 0x00 24. "HRS24,Hardware Request Status Channel 24" "0: A hardware service request for channel 24 is..,1: A hardware service request for channel 24 is.."
|
|
newline
|
|
bitfld.long 0x00 23. "HRS23,Hardware Request Status Channel 23" "0: A hardware service request for channel 23 is..,1: A hardware service request for channel 23 is.."
|
|
bitfld.long 0x00 22. "HRS22,Hardware Request Status Channel 22" "0: A hardware service request for channel 22 is..,1: A hardware service request for channel 22 is.."
|
|
newline
|
|
bitfld.long 0x00 21. "HRS21,Hardware Request Status Channel 21" "0: A hardware service request for channel 21 is..,1: A hardware service request for channel 21 is.."
|
|
bitfld.long 0x00 20. "HRS20,Hardware Request Status Channel 20" "0: A hardware service request for channel 20 is..,1: A hardware service request for channel 20 is.."
|
|
newline
|
|
bitfld.long 0x00 19. "HRS19,Hardware Request Status Channel 19" "0: A hardware service request for channel 19 is..,1: A hardware service request for channel 19 is.."
|
|
bitfld.long 0x00 18. "HRS18,Hardware Request Status Channel 18" "0: A hardware service request for channel 18 is..,1: A hardware service request for channel 18 is.."
|
|
newline
|
|
bitfld.long 0x00 17. "HRS17,Hardware Request Status Channel 17" "0: A hardware service request for channel 17 is..,1: A hardware service request for channel 17 is.."
|
|
bitfld.long 0x00 16. "HRS16,Hardware Request Status Channel 16" "0: A hardware service request for channel 16 is..,1: A hardware service request for channel 16 is.."
|
|
newline
|
|
bitfld.long 0x00 15. "HRS15,Hardware Request Status Channel 15" "0: A hardware service request for channel 15 is..,1: A hardware service request for channel 15 is.."
|
|
bitfld.long 0x00 14. "HRS14,Hardware Request Status Channel 14" "0: A hardware service request for channel 14 is..,1: A hardware service request for channel 14 is.."
|
|
newline
|
|
bitfld.long 0x00 13. "HRS13,Hardware Request Status Channel 13" "0: A hardware service request for channel 13 is..,1: A hardware service request for channel 13 is.."
|
|
bitfld.long 0x00 12. "HRS12,Hardware Request Status Channel 12" "0: A hardware service request for channel 12 is..,1: A hardware service request for channel 12 is.."
|
|
newline
|
|
bitfld.long 0x00 11. "HRS11,Hardware Request Status Channel 11" "0: A hardware service request for channel 11 is..,1: A hardware service request for channel 11 is.."
|
|
bitfld.long 0x00 10. "HRS10,Hardware Request Status Channel 10" "0: A hardware service request for channel 10 is..,1: A hardware service request for channel 10 is.."
|
|
newline
|
|
bitfld.long 0x00 9. "HRS9,Hardware Request Status Channel 9" "0: A hardware service request for channel 9 is..,1: A hardware service request for channel 9 is.."
|
|
bitfld.long 0x00 8. "HRS8,Hardware Request Status Channel 8" "0: A hardware service request for channel 8 is..,1: A hardware service request for channel 8 is.."
|
|
newline
|
|
bitfld.long 0x00 7. "HRS7,Hardware Request Status Channel 7" "0: A hardware service request for channel 7 is..,1: A hardware service request for channel 7 is.."
|
|
bitfld.long 0x00 6. "HRS6,Hardware Request Status Channel 6" "0: A hardware service request for channel 6 is..,1: A hardware service request for channel 6 is.."
|
|
newline
|
|
bitfld.long 0x00 5. "HRS5,Hardware Request Status Channel 5" "0: A hardware service request for channel 5 is..,1: A hardware service request for channel 5 is.."
|
|
bitfld.long 0x00 4. "HRS4,Hardware Request Status Channel 4" "0: A hardware service request for channel 4 is..,1: A hardware service request for channel 4 is.."
|
|
newline
|
|
bitfld.long 0x00 3. "HRS3,Hardware Request Status Channel 3" "0: A hardware service request for channel 3 is..,1: A hardware service request for channel 3 is.."
|
|
bitfld.long 0x00 2. "HRS2,Hardware Request Status Channel 2" "0: A hardware service request for channel 2 is..,1: A hardware service request for channel 2 is.."
|
|
newline
|
|
bitfld.long 0x00 1. "HRS1,Hardware Request Status Channel 1" "0: A hardware service request for channel 1 is..,1: A hardware service request for channel 1 is.."
|
|
bitfld.long 0x00 0. "HRS0,Hardware Request Status Channel 0" "0: A hardware service request for channel 0 is..,1: A hardware service request for channel 0 is.."
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "EARS,Enable Asynchronous Request in Stop"
|
|
bitfld.long 0x00 31. "EDREQ_31,Enable asynchronous DMA request in stop mode for channel 31" "0: Disable asynchronous DMA request for channel 31,1: Enable asynchronous DMA request for channel 31"
|
|
bitfld.long 0x00 30. "EDREQ_30,Enable asynchronous DMA request in stop mode for channel 30" "0: Disable asynchronous DMA request for channel 30,1: Enable asynchronous DMA request for channel 30"
|
|
newline
|
|
bitfld.long 0x00 29. "EDREQ_29,Enable asynchronous DMA request in stop mode for channel 29" "0: Disable asynchronous DMA request for channel 29,1: Enable asynchronous DMA request for channel 29"
|
|
bitfld.long 0x00 28. "EDREQ_28,Enable asynchronous DMA request in stop mode for channel 28" "0: Disable asynchronous DMA request for channel 28,1: Enable asynchronous DMA request for channel 28"
|
|
newline
|
|
bitfld.long 0x00 27. "EDREQ_27,Enable asynchronous DMA request in stop mode for channel 27" "0: Disable asynchronous DMA request for channel 27,1: Enable asynchronous DMA request for channel 27"
|
|
bitfld.long 0x00 26. "EDREQ_26,Enable asynchronous DMA request in stop mode for channel 26" "0: Disable asynchronous DMA request for channel 26,1: Enable asynchronous DMA request for channel 26"
|
|
newline
|
|
bitfld.long 0x00 25. "EDREQ_25,Enable asynchronous DMA request in stop mode for channel 25" "0: Disable asynchronous DMA request for channel 25,1: Enable asynchronous DMA request for channel 25"
|
|
bitfld.long 0x00 24. "EDREQ_24,Enable asynchronous DMA request in stop mode for channel 24" "0: Disable asynchronous DMA request for channel 24,1: Enable asynchronous DMA request for channel 24"
|
|
newline
|
|
bitfld.long 0x00 23. "EDREQ_23,Enable asynchronous DMA request in stop mode for channel 23" "0: Disable asynchronous DMA request for channel 23,1: Enable asynchronous DMA request for channel 23"
|
|
bitfld.long 0x00 22. "EDREQ_22,Enable asynchronous DMA request in stop mode for channel 22" "0: Disable asynchronous DMA request for channel 22,1: Enable asynchronous DMA request for channel 22"
|
|
newline
|
|
bitfld.long 0x00 21. "EDREQ_21,Enable asynchronous DMA request in stop mode for channel 21" "0: Disable asynchronous DMA request for channel 21,1: Enable asynchronous DMA request for channel 21"
|
|
bitfld.long 0x00 20. "EDREQ_20,Enable asynchronous DMA request in stop mode for channel 20" "0: Disable asynchronous DMA request for channel 20,1: Enable asynchronous DMA request for channel 20"
|
|
newline
|
|
bitfld.long 0x00 19. "EDREQ_19,Enable asynchronous DMA request in stop mode for channel 19" "0: Disable asynchronous DMA request for channel 19,1: Enable asynchronous DMA request for channel 19"
|
|
bitfld.long 0x00 18. "EDREQ_18,Enable asynchronous DMA request in stop mode for channel 18" "0: Disable asynchronous DMA request for channel 18,1: Enable asynchronous DMA request for channel 18"
|
|
newline
|
|
bitfld.long 0x00 17. "EDREQ_17,Enable asynchronous DMA request in stop mode for channel 17" "0: Disable asynchronous DMA request for channel 17,1: Enable asynchronous DMA request for channel 17"
|
|
bitfld.long 0x00 16. "EDREQ_16,Enable asynchronous DMA request in stop mode for channel 16" "0: Disable asynchronous DMA request for channel 16,1: Enable asynchronous DMA request for channel 16"
|
|
newline
|
|
bitfld.long 0x00 15. "EDREQ_15,Enable asynchronous DMA request in stop mode for channel 15" "0: Disable asynchronous DMA request for channel 15,1: Enable asynchronous DMA request for channel 15"
|
|
bitfld.long 0x00 14. "EDREQ_14,Enable asynchronous DMA request in stop mode for channel 14" "0: Disable asynchronous DMA request for channel 14,1: Enable asynchronous DMA request for channel 14"
|
|
newline
|
|
bitfld.long 0x00 13. "EDREQ_13,Enable asynchronous DMA request in stop mode for channel 13" "0: Disable asynchronous DMA request for channel 13,1: Enable asynchronous DMA request for channel 13"
|
|
bitfld.long 0x00 12. "EDREQ_12,Enable asynchronous DMA request in stop mode for channel 12" "0: Disable asynchronous DMA request for channel 12,1: Enable asynchronous DMA request for channel 12"
|
|
newline
|
|
bitfld.long 0x00 11. "EDREQ_11,Enable asynchronous DMA request in stop mode for channel 11" "0: Disable asynchronous DMA request for channel 11,1: Enable asynchronous DMA request for channel 11"
|
|
bitfld.long 0x00 10. "EDREQ_10,Enable asynchronous DMA request in stop mode for channel 10" "0: Disable asynchronous DMA request for channel 10,1: Enable asynchronous DMA request for channel 10"
|
|
newline
|
|
bitfld.long 0x00 9. "EDREQ_9,Enable asynchronous DMA request in stop mode for channel 9" "0: Disable asynchronous DMA request for channel 9,1: Enable asynchronous DMA request for channel 9"
|
|
bitfld.long 0x00 8. "EDREQ_8,Enable asynchronous DMA request in stop mode for channel 8" "0: Disable asynchronous DMA request for channel 8,1: Enable asynchronous DMA request for channel 8"
|
|
newline
|
|
bitfld.long 0x00 7. "EDREQ_7,Enable asynchronous DMA request in stop mode for channel 7" "0: Disable asynchronous DMA request for channel 7,1: Enable asynchronous DMA request for channel 7"
|
|
bitfld.long 0x00 6. "EDREQ_6,Enable asynchronous DMA request in stop mode for channel 6" "0: Disable asynchronous DMA request for channel 6,1: Enable asynchronous DMA request for channel 6"
|
|
newline
|
|
bitfld.long 0x00 5. "EDREQ_5,Enable asynchronous DMA request in stop mode for channel 5" "0: Disable asynchronous DMA request for channel 5,1: Enable asynchronous DMA request for channel 5"
|
|
bitfld.long 0x00 4. "EDREQ_4,Enable asynchronous DMA request in stop mode for channel 4" "0: Disable asynchronous DMA request for channel 4,1: Enable asynchronous DMA request for channel 4"
|
|
newline
|
|
bitfld.long 0x00 3. "EDREQ_3,Enable asynchronous DMA request in stop mode for channel 3" "0: Disable asynchronous DMA request for channel 3,1: Enable asynchronous DMA request for channel 3"
|
|
bitfld.long 0x00 2. "EDREQ_2,Enable asynchronous DMA request in stop mode for channel 2" "0: Disable asynchronous DMA request for channel 2,1: Enable asynchronous DMA request for channel 2"
|
|
newline
|
|
bitfld.long 0x00 1. "EDREQ_1,Enable asynchronous DMA request in stop mode for channel 1" "0: Disable asynchronous DMA request for channel 1,1: Enable asynchronous DMA request for channel 1"
|
|
bitfld.long 0x00 0. "EDREQ_0,Enable asynchronous DMA request in stop mode for channel 0" "0: Disable asynchronous DMA request for channel 0,1: Enable asynchronous DMA request for channel 0"
|
|
repeat 16. (strings "3" "2" "1" "0" "7" "6" "5" "4" "11" "10" "9" "8" "15" "14" "13" "12" )(list 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F )
|
|
group.byte ($2+0x100)++0x00
|
|
line.byte 0x00 "DCHPRI$1,Channel Priority"
|
|
bitfld.byte 0x00 7. "ECP,Enable Channel Preemption" "0: Channel n cannot be suspended by a higher..,1: Channel n can be temporarily suspended by the.."
|
|
bitfld.byte 0x00 6. "DPA,Disable Preempt Ability" "0: Channel n can suspend a lower priority channel,1: Channel n cannot suspend any channel.."
|
|
newline
|
|
rbitfld.byte 0x00 4.--5. "GRPPRI,Channel n Current Group Priority" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--3. "CHPRI,Channel n Arbitration Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
repeat 16. (strings "19" "18" "17" "16" "23" "22" "21" "20" "27" "26" "25" "24" "31" "30" "29" "28" )(list 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F )
|
|
group.byte ($2+0x110)++0x00
|
|
line.byte 0x00 "DCHPRI$1,Channel Priority"
|
|
bitfld.byte 0x00 7. "ECP,Enable Channel Preemption" "0: Channel n cannot be suspended by a higher..,1: Channel n can be temporarily suspended by the.."
|
|
bitfld.byte 0x00 6. "DPA,Disable Preempt Ability" "0: Channel n can suspend a lower priority channel,1: Channel n cannot suspend any channel.."
|
|
newline
|
|
rbitfld.byte 0x00 4.--5. "GRPPRI,Channel n Current Group Priority" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--3. "CHPRI,Channel n Arbitration Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "TCD0_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1004++0x01
|
|
line.word 0x00 "TCD0_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1006++0x01
|
|
line.word 0x00 "TCD0_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1008++0x03
|
|
line.long 0x00 "TCD0_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1008++0x03
|
|
line.long 0x00 "TCD0_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1008++0x03
|
|
line.long 0x00 "TCD0_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x100C++0x03
|
|
line.long 0x00 "TCD0_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1010++0x03
|
|
line.long 0x00 "TCD0_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1014++0x01
|
|
line.word 0x00 "TCD0_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1016++0x01
|
|
line.word 0x00 "TCD0_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1016++0x01
|
|
line.word 0x00 "TCD0_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1018++0x03
|
|
line.long 0x00 "TCD0_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x101C++0x01
|
|
line.word 0x00 "TCD0_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x101E++0x01
|
|
line.word 0x00 "TCD0_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x101E++0x01
|
|
line.word 0x00 "TCD0_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1020++0x03
|
|
line.long 0x00 "TCD1_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1024++0x01
|
|
line.word 0x00 "TCD1_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1026++0x01
|
|
line.word 0x00 "TCD1_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1028++0x03
|
|
line.long 0x00 "TCD1_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1028++0x03
|
|
line.long 0x00 "TCD1_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1028++0x03
|
|
line.long 0x00 "TCD1_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x102C++0x03
|
|
line.long 0x00 "TCD1_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1030++0x03
|
|
line.long 0x00 "TCD1_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1034++0x01
|
|
line.word 0x00 "TCD1_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1036++0x01
|
|
line.word 0x00 "TCD1_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1036++0x01
|
|
line.word 0x00 "TCD1_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1038++0x03
|
|
line.long 0x00 "TCD1_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x103C++0x01
|
|
line.word 0x00 "TCD1_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x103E++0x01
|
|
line.word 0x00 "TCD1_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x103E++0x01
|
|
line.word 0x00 "TCD1_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1040++0x03
|
|
line.long 0x00 "TCD2_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1044++0x01
|
|
line.word 0x00 "TCD2_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1046++0x01
|
|
line.word 0x00 "TCD2_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1048++0x03
|
|
line.long 0x00 "TCD2_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1048++0x03
|
|
line.long 0x00 "TCD2_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1048++0x03
|
|
line.long 0x00 "TCD2_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x104C++0x03
|
|
line.long 0x00 "TCD2_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1050++0x03
|
|
line.long 0x00 "TCD2_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1054++0x01
|
|
line.word 0x00 "TCD2_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1056++0x01
|
|
line.word 0x00 "TCD2_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1056++0x01
|
|
line.word 0x00 "TCD2_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1058++0x03
|
|
line.long 0x00 "TCD2_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x105C++0x01
|
|
line.word 0x00 "TCD2_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x105E++0x01
|
|
line.word 0x00 "TCD2_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x105E++0x01
|
|
line.word 0x00 "TCD2_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1060++0x03
|
|
line.long 0x00 "TCD3_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1064++0x01
|
|
line.word 0x00 "TCD3_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1066++0x01
|
|
line.word 0x00 "TCD3_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1068++0x03
|
|
line.long 0x00 "TCD3_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1068++0x03
|
|
line.long 0x00 "TCD3_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1068++0x03
|
|
line.long 0x00 "TCD3_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x106C++0x03
|
|
line.long 0x00 "TCD3_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1070++0x03
|
|
line.long 0x00 "TCD3_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1074++0x01
|
|
line.word 0x00 "TCD3_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1076++0x01
|
|
line.word 0x00 "TCD3_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1076++0x01
|
|
line.word 0x00 "TCD3_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1078++0x03
|
|
line.long 0x00 "TCD3_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x107C++0x01
|
|
line.word 0x00 "TCD3_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x107E++0x01
|
|
line.word 0x00 "TCD3_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x107E++0x01
|
|
line.word 0x00 "TCD3_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1080++0x03
|
|
line.long 0x00 "TCD4_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1084++0x01
|
|
line.word 0x00 "TCD4_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1086++0x01
|
|
line.word 0x00 "TCD4_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1088++0x03
|
|
line.long 0x00 "TCD4_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1088++0x03
|
|
line.long 0x00 "TCD4_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1088++0x03
|
|
line.long 0x00 "TCD4_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x108C++0x03
|
|
line.long 0x00 "TCD4_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1090++0x03
|
|
line.long 0x00 "TCD4_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1094++0x01
|
|
line.word 0x00 "TCD4_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1096++0x01
|
|
line.word 0x00 "TCD4_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1096++0x01
|
|
line.word 0x00 "TCD4_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1098++0x03
|
|
line.long 0x00 "TCD4_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x109C++0x01
|
|
line.word 0x00 "TCD4_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x109E++0x01
|
|
line.word 0x00 "TCD4_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x109E++0x01
|
|
line.word 0x00 "TCD4_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x10A0++0x03
|
|
line.long 0x00 "TCD5_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x10A4++0x01
|
|
line.word 0x00 "TCD5_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x10A6++0x01
|
|
line.word 0x00 "TCD5_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x10A8++0x03
|
|
line.long 0x00 "TCD5_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10A8++0x03
|
|
line.long 0x00 "TCD5_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10A8++0x03
|
|
line.long 0x00 "TCD5_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10AC++0x03
|
|
line.long 0x00 "TCD5_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x10B0++0x03
|
|
line.long 0x00 "TCD5_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x10B4++0x01
|
|
line.word 0x00 "TCD5_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x10B6++0x01
|
|
line.word 0x00 "TCD5_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x10B6++0x01
|
|
line.word 0x00 "TCD5_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x10B8++0x03
|
|
line.long 0x00 "TCD5_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x10BC++0x01
|
|
line.word 0x00 "TCD5_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x10BE++0x01
|
|
line.word 0x00 "TCD5_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x10BE++0x01
|
|
line.word 0x00 "TCD5_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x10C0++0x03
|
|
line.long 0x00 "TCD6_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x10C4++0x01
|
|
line.word 0x00 "TCD6_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x10C6++0x01
|
|
line.word 0x00 "TCD6_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x10C8++0x03
|
|
line.long 0x00 "TCD6_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10C8++0x03
|
|
line.long 0x00 "TCD6_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10C8++0x03
|
|
line.long 0x00 "TCD6_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10CC++0x03
|
|
line.long 0x00 "TCD6_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x10D0++0x03
|
|
line.long 0x00 "TCD6_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x10D4++0x01
|
|
line.word 0x00 "TCD6_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x10D6++0x01
|
|
line.word 0x00 "TCD6_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x10D6++0x01
|
|
line.word 0x00 "TCD6_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x10D8++0x03
|
|
line.long 0x00 "TCD6_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x10DC++0x01
|
|
line.word 0x00 "TCD6_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x10DE++0x01
|
|
line.word 0x00 "TCD6_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x10DE++0x01
|
|
line.word 0x00 "TCD6_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x10E0++0x03
|
|
line.long 0x00 "TCD7_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x10E4++0x01
|
|
line.word 0x00 "TCD7_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x10E6++0x01
|
|
line.word 0x00 "TCD7_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x10E8++0x03
|
|
line.long 0x00 "TCD7_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10E8++0x03
|
|
line.long 0x00 "TCD7_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10E8++0x03
|
|
line.long 0x00 "TCD7_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x10EC++0x03
|
|
line.long 0x00 "TCD7_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x10F0++0x03
|
|
line.long 0x00 "TCD7_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x10F4++0x01
|
|
line.word 0x00 "TCD7_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x10F6++0x01
|
|
line.word 0x00 "TCD7_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x10F6++0x01
|
|
line.word 0x00 "TCD7_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x10F8++0x03
|
|
line.long 0x00 "TCD7_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x10FC++0x01
|
|
line.word 0x00 "TCD7_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x10FE++0x01
|
|
line.word 0x00 "TCD7_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x10FE++0x01
|
|
line.word 0x00 "TCD7_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1100++0x03
|
|
line.long 0x00 "TCD8_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1104++0x01
|
|
line.word 0x00 "TCD8_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1106++0x01
|
|
line.word 0x00 "TCD8_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "TCD8_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "TCD8_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "TCD8_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x110C++0x03
|
|
line.long 0x00 "TCD8_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1110++0x03
|
|
line.long 0x00 "TCD8_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1114++0x01
|
|
line.word 0x00 "TCD8_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1116++0x01
|
|
line.word 0x00 "TCD8_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1116++0x01
|
|
line.word 0x00 "TCD8_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1118++0x03
|
|
line.long 0x00 "TCD8_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x111C++0x01
|
|
line.word 0x00 "TCD8_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x111E++0x01
|
|
line.word 0x00 "TCD8_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x111E++0x01
|
|
line.word 0x00 "TCD8_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1120++0x03
|
|
line.long 0x00 "TCD9_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1124++0x01
|
|
line.word 0x00 "TCD9_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1126++0x01
|
|
line.word 0x00 "TCD9_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "TCD9_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "TCD9_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "TCD9_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x112C++0x03
|
|
line.long 0x00 "TCD9_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1130++0x03
|
|
line.long 0x00 "TCD9_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1134++0x01
|
|
line.word 0x00 "TCD9_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1136++0x01
|
|
line.word 0x00 "TCD9_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1136++0x01
|
|
line.word 0x00 "TCD9_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1138++0x03
|
|
line.long 0x00 "TCD9_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x113C++0x01
|
|
line.word 0x00 "TCD9_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x113E++0x01
|
|
line.word 0x00 "TCD9_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x113E++0x01
|
|
line.word 0x00 "TCD9_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1140++0x03
|
|
line.long 0x00 "TCD10_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1144++0x01
|
|
line.word 0x00 "TCD10_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1146++0x01
|
|
line.word 0x00 "TCD10_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1148++0x03
|
|
line.long 0x00 "TCD10_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1148++0x03
|
|
line.long 0x00 "TCD10_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1148++0x03
|
|
line.long 0x00 "TCD10_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x114C++0x03
|
|
line.long 0x00 "TCD10_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1150++0x03
|
|
line.long 0x00 "TCD10_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1154++0x01
|
|
line.word 0x00 "TCD10_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1156++0x01
|
|
line.word 0x00 "TCD10_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1156++0x01
|
|
line.word 0x00 "TCD10_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1158++0x03
|
|
line.long 0x00 "TCD10_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x115C++0x01
|
|
line.word 0x00 "TCD10_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x115E++0x01
|
|
line.word 0x00 "TCD10_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x115E++0x01
|
|
line.word 0x00 "TCD10_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1160++0x03
|
|
line.long 0x00 "TCD11_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1164++0x01
|
|
line.word 0x00 "TCD11_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1166++0x01
|
|
line.word 0x00 "TCD11_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1168++0x03
|
|
line.long 0x00 "TCD11_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1168++0x03
|
|
line.long 0x00 "TCD11_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1168++0x03
|
|
line.long 0x00 "TCD11_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x116C++0x03
|
|
line.long 0x00 "TCD11_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1170++0x03
|
|
line.long 0x00 "TCD11_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1174++0x01
|
|
line.word 0x00 "TCD11_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1176++0x01
|
|
line.word 0x00 "TCD11_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1176++0x01
|
|
line.word 0x00 "TCD11_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1178++0x03
|
|
line.long 0x00 "TCD11_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x117C++0x01
|
|
line.word 0x00 "TCD11_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x117E++0x01
|
|
line.word 0x00 "TCD11_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x117E++0x01
|
|
line.word 0x00 "TCD11_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1180++0x03
|
|
line.long 0x00 "TCD12_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1184++0x01
|
|
line.word 0x00 "TCD12_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1186++0x01
|
|
line.word 0x00 "TCD12_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "TCD12_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "TCD12_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "TCD12_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x118C++0x03
|
|
line.long 0x00 "TCD12_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1190++0x03
|
|
line.long 0x00 "TCD12_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1194++0x01
|
|
line.word 0x00 "TCD12_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1196++0x01
|
|
line.word 0x00 "TCD12_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1196++0x01
|
|
line.word 0x00 "TCD12_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1198++0x03
|
|
line.long 0x00 "TCD12_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x119C++0x01
|
|
line.word 0x00 "TCD12_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x119E++0x01
|
|
line.word 0x00 "TCD12_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x119E++0x01
|
|
line.word 0x00 "TCD12_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x11A0++0x03
|
|
line.long 0x00 "TCD13_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x11A4++0x01
|
|
line.word 0x00 "TCD13_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x11A6++0x01
|
|
line.word 0x00 "TCD13_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "TCD13_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "TCD13_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "TCD13_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11AC++0x03
|
|
line.long 0x00 "TCD13_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x11B0++0x03
|
|
line.long 0x00 "TCD13_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x11B4++0x01
|
|
line.word 0x00 "TCD13_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x11B6++0x01
|
|
line.word 0x00 "TCD13_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x11B6++0x01
|
|
line.word 0x00 "TCD13_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x11B8++0x03
|
|
line.long 0x00 "TCD13_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x11BC++0x01
|
|
line.word 0x00 "TCD13_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x11BE++0x01
|
|
line.word 0x00 "TCD13_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x11BE++0x01
|
|
line.word 0x00 "TCD13_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x11C0++0x03
|
|
line.long 0x00 "TCD14_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x11C4++0x01
|
|
line.word 0x00 "TCD14_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x11C6++0x01
|
|
line.word 0x00 "TCD14_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x11C8++0x03
|
|
line.long 0x00 "TCD14_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11C8++0x03
|
|
line.long 0x00 "TCD14_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11C8++0x03
|
|
line.long 0x00 "TCD14_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11CC++0x03
|
|
line.long 0x00 "TCD14_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x11D0++0x03
|
|
line.long 0x00 "TCD14_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x11D4++0x01
|
|
line.word 0x00 "TCD14_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x11D6++0x01
|
|
line.word 0x00 "TCD14_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x11D6++0x01
|
|
line.word 0x00 "TCD14_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x11D8++0x03
|
|
line.long 0x00 "TCD14_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x11DC++0x01
|
|
line.word 0x00 "TCD14_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x11DE++0x01
|
|
line.word 0x00 "TCD14_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x11DE++0x01
|
|
line.word 0x00 "TCD14_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x11E0++0x03
|
|
line.long 0x00 "TCD15_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x11E4++0x01
|
|
line.word 0x00 "TCD15_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x11E6++0x01
|
|
line.word 0x00 "TCD15_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x11E8++0x03
|
|
line.long 0x00 "TCD15_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11E8++0x03
|
|
line.long 0x00 "TCD15_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11E8++0x03
|
|
line.long 0x00 "TCD15_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x11EC++0x03
|
|
line.long 0x00 "TCD15_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x11F0++0x03
|
|
line.long 0x00 "TCD15_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x11F4++0x01
|
|
line.word 0x00 "TCD15_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x11F6++0x01
|
|
line.word 0x00 "TCD15_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x11F6++0x01
|
|
line.word 0x00 "TCD15_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x11F8++0x03
|
|
line.long 0x00 "TCD15_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x11FC++0x01
|
|
line.word 0x00 "TCD15_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x11FE++0x01
|
|
line.word 0x00 "TCD15_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x11FE++0x01
|
|
line.word 0x00 "TCD15_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1200++0x03
|
|
line.long 0x00 "TCD16_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1204++0x01
|
|
line.word 0x00 "TCD16_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1206++0x01
|
|
line.word 0x00 "TCD16_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "TCD16_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "TCD16_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "TCD16_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x120C++0x03
|
|
line.long 0x00 "TCD16_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1210++0x03
|
|
line.long 0x00 "TCD16_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1214++0x01
|
|
line.word 0x00 "TCD16_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1216++0x01
|
|
line.word 0x00 "TCD16_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1216++0x01
|
|
line.word 0x00 "TCD16_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1218++0x03
|
|
line.long 0x00 "TCD16_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x121C++0x01
|
|
line.word 0x00 "TCD16_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x121E++0x01
|
|
line.word 0x00 "TCD16_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x121E++0x01
|
|
line.word 0x00 "TCD16_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1220++0x03
|
|
line.long 0x00 "TCD17_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1224++0x01
|
|
line.word 0x00 "TCD17_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1226++0x01
|
|
line.word 0x00 "TCD17_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "TCD17_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "TCD17_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "TCD17_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x122C++0x03
|
|
line.long 0x00 "TCD17_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1230++0x03
|
|
line.long 0x00 "TCD17_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1234++0x01
|
|
line.word 0x00 "TCD17_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1236++0x01
|
|
line.word 0x00 "TCD17_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1236++0x01
|
|
line.word 0x00 "TCD17_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1238++0x03
|
|
line.long 0x00 "TCD17_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x123C++0x01
|
|
line.word 0x00 "TCD17_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x123E++0x01
|
|
line.word 0x00 "TCD17_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x123E++0x01
|
|
line.word 0x00 "TCD17_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1240++0x03
|
|
line.long 0x00 "TCD18_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1244++0x01
|
|
line.word 0x00 "TCD18_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1246++0x01
|
|
line.word 0x00 "TCD18_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1248++0x03
|
|
line.long 0x00 "TCD18_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1248++0x03
|
|
line.long 0x00 "TCD18_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1248++0x03
|
|
line.long 0x00 "TCD18_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x124C++0x03
|
|
line.long 0x00 "TCD18_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1250++0x03
|
|
line.long 0x00 "TCD18_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1254++0x01
|
|
line.word 0x00 "TCD18_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1256++0x01
|
|
line.word 0x00 "TCD18_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1256++0x01
|
|
line.word 0x00 "TCD18_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1258++0x03
|
|
line.long 0x00 "TCD18_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x125C++0x01
|
|
line.word 0x00 "TCD18_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x125E++0x01
|
|
line.word 0x00 "TCD18_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x125E++0x01
|
|
line.word 0x00 "TCD18_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1260++0x03
|
|
line.long 0x00 "TCD19_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1264++0x01
|
|
line.word 0x00 "TCD19_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1266++0x01
|
|
line.word 0x00 "TCD19_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1268++0x03
|
|
line.long 0x00 "TCD19_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1268++0x03
|
|
line.long 0x00 "TCD19_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1268++0x03
|
|
line.long 0x00 "TCD19_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x126C++0x03
|
|
line.long 0x00 "TCD19_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1270++0x03
|
|
line.long 0x00 "TCD19_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1274++0x01
|
|
line.word 0x00 "TCD19_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1276++0x01
|
|
line.word 0x00 "TCD19_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1276++0x01
|
|
line.word 0x00 "TCD19_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1278++0x03
|
|
line.long 0x00 "TCD19_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x127C++0x01
|
|
line.word 0x00 "TCD19_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x127E++0x01
|
|
line.word 0x00 "TCD19_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x127E++0x01
|
|
line.word 0x00 "TCD19_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1280++0x03
|
|
line.long 0x00 "TCD20_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1284++0x01
|
|
line.word 0x00 "TCD20_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1286++0x01
|
|
line.word 0x00 "TCD20_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "TCD20_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "TCD20_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "TCD20_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x128C++0x03
|
|
line.long 0x00 "TCD20_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1290++0x03
|
|
line.long 0x00 "TCD20_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1294++0x01
|
|
line.word 0x00 "TCD20_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1296++0x01
|
|
line.word 0x00 "TCD20_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1296++0x01
|
|
line.word 0x00 "TCD20_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1298++0x03
|
|
line.long 0x00 "TCD20_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x129C++0x01
|
|
line.word 0x00 "TCD20_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x129E++0x01
|
|
line.word 0x00 "TCD20_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x129E++0x01
|
|
line.word 0x00 "TCD20_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x12A0++0x03
|
|
line.long 0x00 "TCD21_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x12A4++0x01
|
|
line.word 0x00 "TCD21_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x12A6++0x01
|
|
line.word 0x00 "TCD21_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "TCD21_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "TCD21_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "TCD21_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12AC++0x03
|
|
line.long 0x00 "TCD21_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x12B0++0x03
|
|
line.long 0x00 "TCD21_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x12B4++0x01
|
|
line.word 0x00 "TCD21_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x12B6++0x01
|
|
line.word 0x00 "TCD21_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x12B6++0x01
|
|
line.word 0x00 "TCD21_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x12B8++0x03
|
|
line.long 0x00 "TCD21_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x12BC++0x01
|
|
line.word 0x00 "TCD21_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x12BE++0x01
|
|
line.word 0x00 "TCD21_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x12BE++0x01
|
|
line.word 0x00 "TCD21_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x12C0++0x03
|
|
line.long 0x00 "TCD22_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x12C4++0x01
|
|
line.word 0x00 "TCD22_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x12C6++0x01
|
|
line.word 0x00 "TCD22_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x12C8++0x03
|
|
line.long 0x00 "TCD22_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12C8++0x03
|
|
line.long 0x00 "TCD22_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12C8++0x03
|
|
line.long 0x00 "TCD22_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12CC++0x03
|
|
line.long 0x00 "TCD22_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x12D0++0x03
|
|
line.long 0x00 "TCD22_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x12D4++0x01
|
|
line.word 0x00 "TCD22_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x12D6++0x01
|
|
line.word 0x00 "TCD22_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x12D6++0x01
|
|
line.word 0x00 "TCD22_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x12D8++0x03
|
|
line.long 0x00 "TCD22_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x12DC++0x01
|
|
line.word 0x00 "TCD22_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x12DE++0x01
|
|
line.word 0x00 "TCD22_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x12DE++0x01
|
|
line.word 0x00 "TCD22_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x12E0++0x03
|
|
line.long 0x00 "TCD23_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x12E4++0x01
|
|
line.word 0x00 "TCD23_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x12E6++0x01
|
|
line.word 0x00 "TCD23_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x12E8++0x03
|
|
line.long 0x00 "TCD23_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12E8++0x03
|
|
line.long 0x00 "TCD23_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12E8++0x03
|
|
line.long 0x00 "TCD23_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x12EC++0x03
|
|
line.long 0x00 "TCD23_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x12F0++0x03
|
|
line.long 0x00 "TCD23_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x12F4++0x01
|
|
line.word 0x00 "TCD23_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x12F6++0x01
|
|
line.word 0x00 "TCD23_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x12F6++0x01
|
|
line.word 0x00 "TCD23_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x12F8++0x03
|
|
line.long 0x00 "TCD23_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x12FC++0x01
|
|
line.word 0x00 "TCD23_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x12FE++0x01
|
|
line.word 0x00 "TCD23_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x12FE++0x01
|
|
line.word 0x00 "TCD23_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1300++0x03
|
|
line.long 0x00 "TCD24_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1304++0x01
|
|
line.word 0x00 "TCD24_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1306++0x01
|
|
line.word 0x00 "TCD24_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "TCD24_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "TCD24_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "TCD24_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x130C++0x03
|
|
line.long 0x00 "TCD24_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1310++0x03
|
|
line.long 0x00 "TCD24_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1314++0x01
|
|
line.word 0x00 "TCD24_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1316++0x01
|
|
line.word 0x00 "TCD24_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1316++0x01
|
|
line.word 0x00 "TCD24_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1318++0x03
|
|
line.long 0x00 "TCD24_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x131C++0x01
|
|
line.word 0x00 "TCD24_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x131E++0x01
|
|
line.word 0x00 "TCD24_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x131E++0x01
|
|
line.word 0x00 "TCD24_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1320++0x03
|
|
line.long 0x00 "TCD25_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1324++0x01
|
|
line.word 0x00 "TCD25_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1326++0x01
|
|
line.word 0x00 "TCD25_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "TCD25_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "TCD25_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "TCD25_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x132C++0x03
|
|
line.long 0x00 "TCD25_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1330++0x03
|
|
line.long 0x00 "TCD25_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1334++0x01
|
|
line.word 0x00 "TCD25_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1336++0x01
|
|
line.word 0x00 "TCD25_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1336++0x01
|
|
line.word 0x00 "TCD25_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1338++0x03
|
|
line.long 0x00 "TCD25_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x133C++0x01
|
|
line.word 0x00 "TCD25_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x133E++0x01
|
|
line.word 0x00 "TCD25_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x133E++0x01
|
|
line.word 0x00 "TCD25_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1340++0x03
|
|
line.long 0x00 "TCD26_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1344++0x01
|
|
line.word 0x00 "TCD26_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1346++0x01
|
|
line.word 0x00 "TCD26_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1348++0x03
|
|
line.long 0x00 "TCD26_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1348++0x03
|
|
line.long 0x00 "TCD26_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1348++0x03
|
|
line.long 0x00 "TCD26_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x134C++0x03
|
|
line.long 0x00 "TCD26_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1350++0x03
|
|
line.long 0x00 "TCD26_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1354++0x01
|
|
line.word 0x00 "TCD26_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1356++0x01
|
|
line.word 0x00 "TCD26_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1356++0x01
|
|
line.word 0x00 "TCD26_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1358++0x03
|
|
line.long 0x00 "TCD26_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x135C++0x01
|
|
line.word 0x00 "TCD26_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x135E++0x01
|
|
line.word 0x00 "TCD26_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x135E++0x01
|
|
line.word 0x00 "TCD26_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1360++0x03
|
|
line.long 0x00 "TCD27_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1364++0x01
|
|
line.word 0x00 "TCD27_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1366++0x01
|
|
line.word 0x00 "TCD27_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1368++0x03
|
|
line.long 0x00 "TCD27_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1368++0x03
|
|
line.long 0x00 "TCD27_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1368++0x03
|
|
line.long 0x00 "TCD27_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x136C++0x03
|
|
line.long 0x00 "TCD27_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1370++0x03
|
|
line.long 0x00 "TCD27_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1374++0x01
|
|
line.word 0x00 "TCD27_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1376++0x01
|
|
line.word 0x00 "TCD27_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1376++0x01
|
|
line.word 0x00 "TCD27_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1378++0x03
|
|
line.long 0x00 "TCD27_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x137C++0x01
|
|
line.word 0x00 "TCD27_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x137E++0x01
|
|
line.word 0x00 "TCD27_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x137E++0x01
|
|
line.word 0x00 "TCD27_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x1380++0x03
|
|
line.long 0x00 "TCD28_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x1384++0x01
|
|
line.word 0x00 "TCD28_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x1386++0x01
|
|
line.word 0x00 "TCD28_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1388++0x03
|
|
line.long 0x00 "TCD28_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1388++0x03
|
|
line.long 0x00 "TCD28_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x1388++0x03
|
|
line.long 0x00 "TCD28_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x138C++0x03
|
|
line.long 0x00 "TCD28_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x1390++0x03
|
|
line.long 0x00 "TCD28_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x1394++0x01
|
|
line.word 0x00 "TCD28_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x1396++0x01
|
|
line.word 0x00 "TCD28_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x1396++0x01
|
|
line.word 0x00 "TCD28_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x1398++0x03
|
|
line.long 0x00 "TCD28_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x139C++0x01
|
|
line.word 0x00 "TCD28_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x139E++0x01
|
|
line.word 0x00 "TCD28_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x139E++0x01
|
|
line.word 0x00 "TCD28_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x13A0++0x03
|
|
line.long 0x00 "TCD29_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x13A4++0x01
|
|
line.word 0x00 "TCD29_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x13A6++0x01
|
|
line.word 0x00 "TCD29_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x13A8++0x03
|
|
line.long 0x00 "TCD29_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13A8++0x03
|
|
line.long 0x00 "TCD29_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13A8++0x03
|
|
line.long 0x00 "TCD29_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13AC++0x03
|
|
line.long 0x00 "TCD29_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x13B0++0x03
|
|
line.long 0x00 "TCD29_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x13B4++0x01
|
|
line.word 0x00 "TCD29_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x13B6++0x01
|
|
line.word 0x00 "TCD29_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x13B6++0x01
|
|
line.word 0x00 "TCD29_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x13B8++0x03
|
|
line.long 0x00 "TCD29_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x13BC++0x01
|
|
line.word 0x00 "TCD29_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x13BE++0x01
|
|
line.word 0x00 "TCD29_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x13BE++0x01
|
|
line.word 0x00 "TCD29_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x13C0++0x03
|
|
line.long 0x00 "TCD30_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x13C4++0x01
|
|
line.word 0x00 "TCD30_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x13C6++0x01
|
|
line.word 0x00 "TCD30_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x13C8++0x03
|
|
line.long 0x00 "TCD30_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13C8++0x03
|
|
line.long 0x00 "TCD30_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13C8++0x03
|
|
line.long 0x00 "TCD30_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13CC++0x03
|
|
line.long 0x00 "TCD30_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x13D0++0x03
|
|
line.long 0x00 "TCD30_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x13D4++0x01
|
|
line.word 0x00 "TCD30_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x13D6++0x01
|
|
line.word 0x00 "TCD30_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x13D6++0x01
|
|
line.word 0x00 "TCD30_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x13D8++0x03
|
|
line.long 0x00 "TCD30_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x13DC++0x01
|
|
line.word 0x00 "TCD30_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x13DE++0x01
|
|
line.word 0x00 "TCD30_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x13DE++0x01
|
|
line.word 0x00 "TCD30_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
group.long 0x13E0++0x03
|
|
line.long 0x00 "TCD31_SADDR,TCD Source Address"
|
|
hexmask.long 0x00 0.--31. 1. "SADDR,Source Address"
|
|
group.word 0x13E4++0x01
|
|
line.word 0x00 "TCD31_SOFF,TCD Signed Source Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "SOFF,Source address signed offset"
|
|
group.word 0x13E6++0x01
|
|
line.word 0x00 "TCD31_ATTR,TCD Transfer Attributes"
|
|
bitfld.word 0x00 11.--15. "SMOD,Source Address Modulo" "0: Source address modulo feature is disabled,1: Value defines address range used to set up..,2: Value defines address range used to set up..,3: Value defines address range used to set up..,4: Value defines address range used to set up..,5: Value defines address range used to set up..,6: Value defines address range used to set up..,7: Value defines address range used to set up..,8: Value defines address range used to set up..,9: Value defines address range used to set up..,?..."
|
|
bitfld.word 0x00 8.--10. "SSIZE,Source data transfer size" "0: EIGHT,1: SIXTEEN_BIT,2: THIRTYTWO_BIT,3: SIXTYFOUR,?,5: 32-byte burst (4 beats of 64 bits),?..."
|
|
newline
|
|
bitfld.word 0x00 3.--7. "DMOD,Destination Address Modulo" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--2. "DSIZE,Destination data transfer size" "0,1,2,3,4,5,6,7"
|
|
group.long 0x13E8++0x03
|
|
line.long 0x00 "TCD31_NBYTES_MLNO,TCD Minor Byte Count (Minor Loop Mapping Disabled)"
|
|
hexmask.long 0x00 0.--31. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13E8++0x03
|
|
line.long 0x00 "TCD31_NBYTES_MLOFFNO,TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long 0x00 0.--29. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13E8++0x03
|
|
line.long 0x00 "TCD31_NBYTES_MLOFFYES,TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
|
|
bitfld.long 0x00 31. "SMLOE,Source Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the SADDR"
|
|
bitfld.long 0x00 30. "DMLOE,Destination Minor Loop Offset Enable" "0: The minor loop offset is not applied to the..,1: The minor loop offset is applied to the DADDR"
|
|
newline
|
|
hexmask.long.tbyte 0x00 10.--29. 1. "MLOFF,If SMLOE = 1 or DMLOE = 1 this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes"
|
|
hexmask.long.word 0x00 0.--9. 1. "NBYTES,Minor Byte Transfer Count"
|
|
group.long 0x13EC++0x03
|
|
line.long 0x00 "TCD31_SLAST,TCD Last Source Address Adjustment"
|
|
hexmask.long 0x00 0.--31. 1. "SLAST,Last Source Address Adjustment"
|
|
group.long 0x13F0++0x03
|
|
line.long 0x00 "TCD31_DADDR,TCD Destination Address"
|
|
hexmask.long 0x00 0.--31. 1. "DADDR,Destination Address"
|
|
group.word 0x13F4++0x01
|
|
line.word 0x00 "TCD31_DOFF,TCD Signed Destination Address Offset"
|
|
hexmask.word 0x00 0.--15. 1. "DOFF,Destination Address Signed Offset"
|
|
group.word 0x13F6++0x01
|
|
line.word 0x00 "TCD31_CITER_ELINKNO,TCD Current Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "CITER,Current Major Iteration Count"
|
|
group.word 0x13F6++0x01
|
|
line.word 0x00 "TCD31_CITER_ELINKYES,TCD Current Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enable channel-to-channel linking on minor-loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Minor Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "CITER,Current Major Iteration Count"
|
|
group.long 0x13F8++0x03
|
|
line.long 0x00 "TCD31_DLASTSGA,TCD Last Destination Address Adjustment/Scatter Gather Address"
|
|
hexmask.long 0x00 0.--31. 1. "DLASTSGA,Destination last address adjustment or next memory address TCD for channel (scatter/gather)"
|
|
group.word 0x13FC++0x01
|
|
line.word 0x00 "TCD31_CSR,TCD Control and Status"
|
|
bitfld.word 0x00 14.--15. "BWC,Bandwidth Control" "0: No eDMA engine stalls,?,2: eDMA engine stalls for 4 cycles after each R/W,3: eDMA engine stalls for 8 cycles after each R/W"
|
|
bitfld.word 0x00 8.--12. "MAJORLINKCH,Major Loop Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 7. "DONE,Channel Done" "0,1"
|
|
rbitfld.word 0x00 6. "ACTIVE,Channel Active" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "MAJORELINK,Enable channel-to-channel linking on major loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 4. "ESG,Enable Scatter/Gather Processing" "0: The current channel's TCD is normal format,1: The current channel's TCD specifies a scatter.."
|
|
newline
|
|
bitfld.word 0x00 3. "DREQ,Disable Request" "0: The channel's ERQ field is not affected,1: The channel's ERQ field value changes to 0.."
|
|
bitfld.word 0x00 2. "INTHALF,Enable an interrupt when major counter is half complete" "0: Half-point interrupt is disabled,1: Half-point interrupt is enabled"
|
|
newline
|
|
bitfld.word 0x00 1. "INTMAJOR,Enable an interrupt when major iteration count completes" "0: End of major loop interrupt is disabled,1: End of major loop interrupt is enabled"
|
|
bitfld.word 0x00 0. "START,Channel Start" "0: Channel is not explicitly started,1: Channel is explicitly started via a software.."
|
|
group.word 0x13FE++0x01
|
|
line.word 0x00 "TCD31_BITER_ELINKNO,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Disabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
hexmask.word 0x00 0.--14. 1. "BITER,Starting Major Iteration Count"
|
|
group.word 0x13FE++0x01
|
|
line.word 0x00 "TCD31_BITER_ELINKYES,TCD Beginning Minor Loop Link Major Loop Count (Channel Linking Enabled)"
|
|
bitfld.word 0x00 15. "ELINK,Enables channel-to-channel linking on minor loop complete" "0: Channel-to-channel linking is disabled,1: Channel-to-channel linking is enabled"
|
|
bitfld.word 0x00 9.--13. "LINKCH,Link Channel Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word 0x00 0.--8. 1. "BITER,Starting major iteration count"
|
|
endif
|
|
tree.end
|
|
tree "DMAMUX (Direct Memory Access Multiplexer)"
|
|
sif cpuis("IMXRT1171")||cpuis("IMXRT1172")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1175-CM7")||cpuis("IMXRT1176-CM7")
|
|
base ad:0x40074000
|
|
repeat 32. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "CHCFG[$1],Channel index Configuration Register $1"
|
|
bitfld.long 0x00 31. "ENBL,DMA Mux Channel Enable" "0: DMA Mux channel is disabled,1: DMA Mux channel is enabled"
|
|
bitfld.long 0x00 30. "TRIG,DMA Channel Trigger Enable" "0: Triggering is disabled,1: Triggering is enabled"
|
|
bitfld.long 0x00 29. "A_ON,DMA Channel Always Enable" "0: DMA Channel Always ON function is disabled,1: DMA Channel Always ON function is enabled"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SOURCE,DMA Channel Source (Slot Number)"
|
|
repeat.end
|
|
endif
|
|
sif cpuis("IMXRT1173-CM4")||cpuis("IMXRT1175-CM4")||cpuis("IMXRT1176-CM4")
|
|
base ad:0x40C18000
|
|
repeat 32. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "CHCFG[$1],Channel index Configuration Register $1"
|
|
bitfld.long 0x00 31. "ENBL,DMA Mux Channel Enable" "0: DMA Mux channel is disabled,1: DMA Mux channel is enabled"
|
|
bitfld.long 0x00 30. "TRIG,DMA Channel Trigger Enable" "0: Triggering is disabled,1: Triggering is enabled"
|
|
bitfld.long 0x00 29. "A_ON,DMA Channel Always Enable" "0: DMA Channel Always ON function is disabled,1: DMA Channel Always ON function is enabled"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SOURCE,DMA Channel Source (Slot Number)"
|
|
repeat.end
|
|
endif
|
|
tree.end
|
|
tree "DSI (Display Serial Interface)"
|
|
tree "DSI_HOST (DSI HOST)"
|
|
base ad:0x4080C000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CFG_NUM_LANES,CFG_NUM_LANES"
|
|
bitfld.long 0x00 0.--1. "NUM_LANES,Sets the number of active lanes that are to be used for transmitting data" "0: NUM_LANES_0,1: NUM_LANES_1,?..."
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CFG_NONCONTINUOUS_CLK,CFG_NONCONTINUOUS_CLK"
|
|
bitfld.long 0x00 0. "CLK_MODE,Sets the Host Controller into non-continuous MIPI clock mode" "0: Continuous high speed clock,1: Non-Continuous high speed clock"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CFG_T_PRE,CFG_T_PRE"
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUM_PERIODS,Sets the number of byte clock periods ('clk_byte' input) that the controller will wait after enabling the clock lane for HS operation before enabling the data lanes for HS operation"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CFG_T_POST,CFG_T_POST"
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUM_PERIODS,Sets the number of byte clock periods ('clk_byte' input) to wait before putting the clock lane into LP mode after the data lanes have been detected to be in Stop State"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CFG_TX_GAP,CFG_TX_GAP"
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUM_PERIODS,Sets the number of byte clock periods ('clk_byte' input) that the controller will wait after the clock lane has been put into LP mode before enabling the clock lane for HS mode again"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "CFG_AUTOINSERT_EOTP,CFG_AUTOINSERT_ETOP"
|
|
bitfld.long 0x00 0. "AUTOINSERT,Enables the Host Controller to automatically insert an EoTp short packet when switching from HS to LP mode" "0: EoTp is not automatically inserted,1: EoTp is automatically inserted"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "CFG_EXTRA_CMDS_AFTER_EOTP,CFG_EXTRA_CMDS_AFTER_ETOP"
|
|
hexmask.long.byte 0x00 0.--7. 1. "EXTRA_EOTP,Configures the DSI Host Controller to send extra End Of Transmission Packets after the end of a packet"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "CFG_HTX_TO_COUNT,CFG_HTX_TO_COUNT"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "COUNT,Sets the value of the DSI Host High Speed TX timeout count in clk_byte clock periods that once reached will initiate a timeout error and follow the recovery procedure documented in the DSI specification"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "CFG_LRX_H_TO_COUNT,CFG_LRX_H_TO_COUNT"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "COUNT,Sets the value of the DSI Host low power RX timeout count in clk_byte clock periods that once reached will initiate a timeout error and follow the recovery procedure documented in the DSI specification"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CFG_BTA_H_TO_COUNT,CFG_BTA_H_TO_COUNT"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "COUNT,Sets the value of the DSI Host Bus Turn Around (BTA) timeout in clk_byte clock periods that once reached will initiate a timeout error"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CFG_TWAKEUP,CFG_TWAKEUP"
|
|
hexmask.long.tbyte 0x00 0.--18. 1. "NUM_PERIODS,DPHY Twakeup timing parameter"
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "CFG_STATUS_OUT,CFG_STATUS_OUT"
|
|
hexmask.long 0x00 0.--31. 1. "STATUS,Status Register"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "RX_ERROR_STATUS,RX_ERROR_STATUS"
|
|
hexmask.long.word 0x00 0.--10. 1. "STATUS,Status Register for Host receive error detection ECC errors CRC errors and for timeout indicators"
|
|
tree.end
|
|
tree "DSI_HOST_APB_PKT_IF (DSI HOST APB PKT Interface)"
|
|
base ad:0x4080C280
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "TX_PAYLOAD,TX_PAYLOAD"
|
|
hexmask.long 0x00 0.--31. 1. "PAYLOAD,Tx Payload data write register"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PKT_CONTROL,PKT_CONTROL"
|
|
hexmask.long 0x00 0.--26. 1. "CTRL,Tx packet control"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "SEND_PACKET,SEND_PACKET"
|
|
bitfld.long 0x00 0. "TX_SEND,Tx send packet writing to this register causes the packet described in dsi_host_pkt_control to be sent" "0: Packet not sent,1: Packet is sent"
|
|
rgroup.long 0x0C++0x03
|
|
line.long 0x00 "PKT_STATUS,PKT_STATUS"
|
|
hexmask.long.word 0x00 0.--8. 1. "STATUS,Status of APB to packet interface"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "PKT_FIFO_WR_LEVEL,PKT_FIFO_WR_LEVEL"
|
|
hexmask.long.word 0x00 0.--15. 1. "WR,Write level of APB to pkt interface FIFO"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "PKT_FIFO_RD_LEVEL,PKT_FIFO_RD_LEVEL"
|
|
hexmask.long.word 0x00 0.--15. 1. "RD,Read level of APB to pkt interface FIFO"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "PKT_RX_PAYLOAD,PKT_RX_PAYLOAD"
|
|
hexmask.long 0x00 0.--31. 1. "PAYLOAD,APB to pkt interface Rx payload"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "PKT_RX_PKT_HEADER,PKT_RX_PKT_HEADER"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "HEADER,APB to pkt interface Rx packet header"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "IRQ_STATUS,IRQ_STATUS"
|
|
hexmask.long 0x00 0.--31. 1. "STATUS,Status of APB to packet interface"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "IRQ_STATUS2,IRQ_STATUS2"
|
|
bitfld.long 0x00 0.--2. "STATUS2,Status of APB to packet interface part 2 read part 2 first then dsi_host_irq_status" "0,1,2,3,4,5,6,7"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "IRQ_MASK,IRQ_MASK"
|
|
hexmask.long 0x00 0.--31. 1. "MASK,IRQ Mask"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "IRQ_MASK2,IRQ_MASK2"
|
|
bitfld.long 0x00 0.--2. "MASK2,IRQ mask 2" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "DSI_HOST_DPI_INTFC (DSI Host DPI Interface)"
|
|
base ad:0x4080C200
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "PIXEL_PAYLOAD_SIZE,PEXEL_PAYLOAD_SIZE"
|
|
hexmask.long.word 0x00 0.--15. 1. "PAYLOAD_SIZE,Maximum number of pixels that should be sent as one DSI packet"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PIXEL_FIFO_SEND_LEVEL,PIXEL_FIFO_SEND_LEVEL"
|
|
hexmask.long.word 0x00 0.--15. 1. "FIFO_SEND_LEVEL,In order to optimize DSI utility the DPI bridge buffers a certain number of DPI pixels before initiating a DSI packet"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "INTERFACE_COLOR_CODING,INTERFACE_COLOR_CODING"
|
|
bitfld.long 0x00 0.--2. "RGB_CONFIG,Sets the distribution of RGB bits within the 24-bit d bus as specified by the DPI specification" "0: 16-bit Configuration 1,1: 16-bit Configuration 2,2: 16-bit Configuration 3,3: 18-bit Configuration 1,4: 18-bit Configuration 2,5: RGB_CONFIG_5,?..."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "PIXEL_FORMAT,PIXEL_FORMAT"
|
|
bitfld.long 0x00 0.--1. "PIXEL_FORMAT,Sets the DSI packet type of the pixels" "0: PIXEL_FORMAT_0,1: PIXEL_FORMAT_1,2: 18 bit loosely packed,3: PIXEL_FORMAT_3"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "VSYNC_POLARITY,VSYNC_POLARITY"
|
|
bitfld.long 0x00 0. "VSYNC_POLARITY,Sets polarity of dpi_vsync_input" "0: VSYNC_POLARITY_0,1: VSYNC_POLARITY_1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "HSYNC_POLARITY,HSYNC_POLARITY"
|
|
bitfld.long 0x00 0. "HSYNC_POLARITY,Sets polarity of dpi_hsync_input" "0: HSYNC_POLARITY_0,1: HSYNC_POLARITY_1"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "VIDEO_MODE,VIDEO_MODE"
|
|
bitfld.long 0x00 0.--1. "VIDEO_MODE,Select DSI video mode that the host DPI module should generate packets for" "0: Non-Burst mode with Sync Pulses,1: Non-Burst mode with Sync Events,2: VIDEO_MODE_2,?..."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "HFP,HFP"
|
|
hexmask.long.word 0x00 0.--15. 1. "PAYLOAD_SIZE,Sets the DSI packet payload size in bytes of the horizontal front porch blanking packet"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "HBP,HBP"
|
|
hexmask.long.word 0x00 0.--15. 1. "PAYLOAD_SIZE,Sets the DSI packet payload size in bytes of the horizontal back porch blanking packet"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "HSA,HSA"
|
|
hexmask.long.word 0x00 0.--15. 1. "PAYLOAD_SIZE,Sets the DSI packet payload size in bytes of the horizontal sync width filler blanking packet"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "ENABLE_MULT_PKTS,ENABLE_MULT_PKTS"
|
|
bitfld.long 0x00 0. "ENABLE_MULT_PKTS,Enable Multiple packets per video line" "0: Video Line is sent in a single packet,1: Video Line is sent in two packets"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "VBP,VBP"
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUM_LINES,Sets the number of lines in the vertical back porch"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "VFP,VFP"
|
|
hexmask.long.byte 0x00 0.--7. 1. "NUM_LINES,Sets the number of lines in the vertical front porch"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "BLLP_MODE,BLLP_MODE"
|
|
bitfld.long 0x00 0. "LP,Optimize bllp periods to Low Power mode when possible" "0: Blanking packets are sent during BLLP periods,1: LP mode is used for BLLP periods"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "USE_NULL_PKT_BLLP,USE_NULL_PKT_BLLP"
|
|
bitfld.long 0x00 0. "NULL,Selects type of blanking packet to be sent during bllp" "0: Blanking packet used in bllp region 1,1: Null packet used in bllp region"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "VACTIVE,VACTIVE"
|
|
hexmask.long.word 0x00 0.--13. 1. "NUM_LINES,Sets the number of lines in the vertical active aread"
|
|
tree.end
|
|
tree "DSI_HOST_NXP_FDSOI28_DPHY_INTFC (DSI HOST DPHY INTFC)"
|
|
base ad:0x4080C300
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "PD_TX,PD_TX"
|
|
bitfld.long 0x00 0. "PD_TX,Power Down input for D-PHY" "0: Power Up,1: Power Down"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "M_PRG_HS_PREPARE,M_PRG_HS_PREPARE"
|
|
bitfld.long 0x00 0.--1. "M_PRG_HS_PREPARE,DPHY m_PRG_HS_PREPARE input" "0,1,2,3"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "MC_PRG_HS_PREPARE,MC_PRG_HS_PREPARE"
|
|
bitfld.long 0x00 0. "MC_PRG_HS_PREPARE,DPHY mc_PRG_HS_PREPARE input" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "M_PRG_HS_ZERO,M_PRG_HS_ZERO"
|
|
bitfld.long 0x00 0.--4. "M_PRG_HS_ZERO,DPHY m_PRG_HS_ZERO input" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MC_PRG_HS_ZERO,MC_PRG_HS_ZERO"
|
|
bitfld.long 0x00 0.--5. "MC_PRG_HS_ZERO,DPHY mc_PRG_HS_ZERO input" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "M_PRG_HS_TRAIL,M_PRG_HS_TRAIL"
|
|
bitfld.long 0x00 0.--3. "M_PRG_HS_TRAIL,DPHY m_PRG_HS_TRAIL input" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "MC_PRG_HS_TRAIL,MC_PRG_HS_TRAIL"
|
|
bitfld.long 0x00 0.--3. "MC_PRG_HS_TRAIL,DPHY mc_PRG_HS_TRAIL input" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "PD_PLL,PD_PLL"
|
|
bitfld.long 0x00 0. "PD_PLL,Power-down signal" "0: Power up PLL,1: Power down PLL"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "TST,TST"
|
|
bitfld.long 0x00 0.--5. "TST,Test" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CN,CN"
|
|
bitfld.long 0x00 0.--4. "CN,Control N divider" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CM,CM"
|
|
hexmask.long.byte 0x00 0.--7. 1. "CM,Control M divider"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CO,CO"
|
|
bitfld.long 0x00 0.--1. "CO,Control O divider" "0: Divide by 1,1: Divide by 2,2: Divide by 4,3: Divide by 8"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "LOCK,LOCK"
|
|
bitfld.long 0x00 0. "LOCK,Lock Detect output" "0: PLL not locked,1: PLL has achieved frequency lock"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "LOCK_BYP,LOCK_BYP"
|
|
bitfld.long 0x00 0. "LOCK_BYP,DPHY LOCK_BYP input" "0: PLL LOCK signal will gate TxByteClkHS clock,1: PLL LOCK signal will not gate TxByteClkHS.."
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "TX_RCAL,TX_RCAL"
|
|
bitfld.long 0x00 0.--1. "TX_RCAL,On-chip termination control bits for manual calibration of HS-TX" "0: 20% higher than mid-range,1: Mid-range impedance setting (default),2: 15% lower than mid-range,3: 25% lower than mid-range"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "AUTO_PD_EN,AUTO_PD_EN"
|
|
bitfld.long 0x00 0. "AUTO_PD_EN,DPHY AUTO_PD_EN input" "0: Inactive lanes are powered up and driving LP11,1: inactive lanes are powered down"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "RXLPRP,RXLPRP"
|
|
bitfld.long 0x00 0.--1. "RXLPRP,DPHY RXLPRP input" "0,1,2,3"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "RXCDRP,RXCDRP"
|
|
bitfld.long 0x00 0.--1. "RXCDRP,DPHY RXCDRP input" "0: RXCDRP_0,1: 325mV (Default),2: RXCDRP_2,3: RXCDRP_3"
|
|
tree.end
|
|
tree.end
|
|
tree "EMVSIM (Euro, MasterCard, Visa Subscriber Identification Module)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40154000 ad:0x40158000)
|
|
tree "EMVSIM$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VER_ID,Version ID Register"
|
|
hexmask.long 0x00 0.--31. 1. "VER,Version ID of the module"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. "TX_FIFO_DEPTH,Transmit FIFO Depth"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RX_FIFO_DEPTH,Receive FIFO Depth"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CLKCFG,Clock Configuration Register"
|
|
bitfld.long 0x00 10.--11. "GPCNT0_CLK_SEL,General Purpose Counter 0 Clock Select" "0: Disabled / Reset,1: Card Clock,2: Receive Clock,3: ETU Clock (transmit clock)"
|
|
bitfld.long 0x00 8.--9. "GPCNT1_CLK_SEL,General Purpose Counter 1 Clock Select" "0: Disabled / Reset,1: Card Clock,2: Receive Clock,3: ETU Clock (transmit clock)"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "CLK_PRSC,Clock Prescaler Value"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "DIVISOR,Baud Rate Divisor Register"
|
|
hexmask.long.word 0x00 0.--8. 1. "DIVISOR_VALUE,Divisor (F/D) Value"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CTRL,Control Register"
|
|
bitfld.long 0x00 31. "BWT_EN,Block Wait Time Counter Enable" "0: Disable BWT BGT Counters,1: Enable BWT BGT Counters"
|
|
bitfld.long 0x00 30. "XMT_CRC_LRC,Transmit CRC or LRC Enable" "0: No CRC or LRC value is transmitted,1: Transmit LRC or CRC info when FIFO empties.."
|
|
newline
|
|
bitfld.long 0x00 29. "CRC_EN,CRC Enable" "0: 16-bit Cyclic Redundancy Checking disabled,1: 16-bit Cyclic Redundancy Checking enabled"
|
|
bitfld.long 0x00 28. "LRC_EN,LRC Enable" "0: 8-bit Linear Redundancy Checking disabled,1: 8-bit Linear Redundancy Checking enabled"
|
|
newline
|
|
bitfld.long 0x00 27. "CWT_EN,Character Wait Time Counter Enable" "0: Character Wait time Counter is disabled,1: Character Wait time counter is enabled"
|
|
bitfld.long 0x00 26. "CRC_IN_FLIP,CRC Input Byte's Bit Reversal or Flip Control" "0: Bits in the input byte are not reversed (i.e..,1: Bits in the input byte are reversed (i.e. 7:0.."
|
|
newline
|
|
bitfld.long 0x00 25. "CRC_OUT_FLIP,CRC Output Value Bit Reversal or Flip" "0: Bits within the CRC output bytes are not..,1: Bits within the CRC output bytes are reversed.."
|
|
bitfld.long 0x00 24. "INV_CRC_VAL,Invert bits in the CRC Output Value" "0: Bits in CRC Output value are not inverted,1: Bits in CRC Output value are inverted"
|
|
newline
|
|
bitfld.long 0x00 20. "TX_DMA_EN,Transmit DMA Enable" "0: No DMA Write Request asserted for Transmitter,1: DMA Write Request asserted for Transmitter"
|
|
bitfld.long 0x00 19. "RX_DMA_EN,Receive DMA Enable" "0: No DMA Read Request asserted for Receiver,1: DMA Read Request asserted for Receiver"
|
|
newline
|
|
bitfld.long 0x00 18. "RCVR_11,Receiver 11 ETU Mode Enable" "0: Receiver configured for 12 ETU operation mode,1: Receiver configured for 11 ETU operation mode"
|
|
bitfld.long 0x00 17. "XMT_EN,Transmitter Enable" "0: EMVSIM Transmitter disabled,1: EMVSIM Transmitter enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "RCV_EN,Receiver Enable" "0: EMVSIM Receiver disabled,1: EMVSIM Receiver enabled"
|
|
bitfld.long 0x00 13. "STOP_EN,STOP Enable" "0: STOP instruction shuts down all EMVSIM clocks,1: STOP instruction shuts down all clocks except.."
|
|
newline
|
|
bitfld.long 0x00 12. "DOZE_EN,Doze Enable" "0: DOZE instruction gates all internal EMVSIM..,1: DOZE instruction has no effect on EMVSIM module"
|
|
bitfld.long 0x00 11. "KILL_CLOCKS,Kill all internal clocks" "0: EMVSIM input clock enabled,1: EMVSIM input clock is disabled"
|
|
newline
|
|
bitfld.long 0x00 10. "SW_RST,Software Reset Bit" "0: EMVSIM Normal operation,1: EMVSIM held in Reset"
|
|
bitfld.long 0x00 9. "FLSH_TX,Flush Transmitter Bit" "0: EMVSIM Transmitter normal operation,1: EMVSIM Transmitter held in Reset"
|
|
newline
|
|
bitfld.long 0x00 8. "FLSH_RX,Flush Receiver Bit" "0: EMVSIM Receiver normal operation,1: EMVSIM Receiver held in Reset"
|
|
bitfld.long 0x00 3. "ONACK,Overrun NACK Enable" "0: NACK generation on overrun is disabled,1: NACK generation on overrun is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "ANACK,Auto NACK Enable" "0: NACK generation on errors disabled,1: NACK generation on errors enabled"
|
|
bitfld.long 0x00 1. "ICM,Initial Character Mode" "0: Initial Character Mode disabled,1: Initial Character Mode enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "IC,Inverse Convention" "0: Direction convention transfers enabled,1: Inverse convention transfers enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "INT_MASK,Interrupt Mask Register"
|
|
bitfld.long 0x00 15. "PEF_IM,Parity Error Interrupt Mask" "0: PEF interrupt enabled,1: PEF interrupt masked"
|
|
bitfld.long 0x00 14. "RX_DATA_IM,Receive Data Interrupt Mask" "0: RX_DATA interrupt enabled,1: RX_DATA interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 13. "GPCNT1_IM,General Purpose Counter 1 Timeout Interrupt Mask" "0: GPCNT1_TO interrupt enabled,1: GPCNT1_TO interrupt masked"
|
|
bitfld.long 0x00 12. "BGT_ERR_IM,Block Guard Time Error Interrupt" "0: BGT_ERR interrupt enabled,1: BGT_ERR interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 11. "BWT_ERR_IM,Block Wait Time Error Interrupt Mask" "0: BWT_ERR interrupt enabled,1: BWT_ERR interrupt masked"
|
|
bitfld.long 0x00 10. "RNACK_IM,Receiver NACK Threshold Interrupt Mask" "0: RTE interrupt enabled,1: RTE interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 9. "CWT_ERR_IM,Character Wait Time Error Interrupt Mask" "0: CWT_ERR interrupt enabled,1: CWT_ERR interrupt masked"
|
|
bitfld.long 0x00 8. "GPCNT0_IM,General Purpose Timer 0 Timeout Interrupt Mask" "0: GPCNT0_TO interrupt enabled,1: GPCNT0_TO interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 7. "TDT_IM,Transmit Data Threshold Interrupt Mask" "0: TDTF interrupt enabled,1: TDTF interrupt masked"
|
|
bitfld.long 0x00 6. "TFF_IM,Transmit FIFO Full Interrupt Mask" "0: TFF interrupt enabled,1: TFF interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 5. "TNACK_IM,Transmit NACK Threshold Interrupt Mask" "0: TNTE interrupt enabled,1: TNTE interrupt masked"
|
|
bitfld.long 0x00 4. "TFE_IM,Transmit FIFO Empty Interrupt Mask" "0: TFE interrupt enabled,1: TFE interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 3. "ETC_IM,Early Transmit Complete Interrupt Mask" "0: ETC interrupt enabled,1: ETC interrupt masked"
|
|
bitfld.long 0x00 2. "RFO_IM,Receive FIFO Overflow Interrupt Mask" "0: RFO interrupt enabled,1: RFO interrupt masked"
|
|
newline
|
|
bitfld.long 0x00 1. "TC_IM,Transmit Complete Interrupt Mask" "0: TCF interrupt enabled,1: TCF interrupt masked"
|
|
bitfld.long 0x00 0. "RDT_IM,Receive Data Threshold Interrupt Mask" "0: RDTF interrupt enabled,1: RDTF interrupt masked"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "RX_THD,Receiver Threshold Register"
|
|
bitfld.long 0x00 8.--11. "RNCK_THD,Receiver NACK Threshold Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "RDT,Receiver Data Threshold Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "TX_THD,Transmitter Threshold Register"
|
|
bitfld.long 0x00 8.--11. "TNCK_THD,Transmitter NACK Threshold Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "TDT,Transmitter Data Threshold Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "RX_STATUS,Receive Status Register"
|
|
rbitfld.long 0x00 24.--27. "RX_CNT,Receive FIFO Byte Count" "0: FIFO is emtpy,?..."
|
|
rbitfld.long 0x00 16.--19. "RX_WPTR,Receive FIFO Write Pointer Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 13. "FEF,Frame Error Flag" "0: No frame error detected,1: Frame error detected"
|
|
eventfld.long 0x00 12. "PEF,Parity Error Flag" "0: No parity error detected,1: Parity error detected"
|
|
newline
|
|
eventfld.long 0x00 11. "BGT_ERR,Block Guard Time Error Flag" "0: Block guard time was sufficient,1: Block guard time was too small"
|
|
eventfld.long 0x00 10. "BWT_ERR,Block Wait Time Error Flag" "0: Block wait time not exceeded,1: Block wait time was exceeded"
|
|
newline
|
|
eventfld.long 0x00 9. "RTE,Received NACK Threshold Error Flag" "0: Number of NACKs generated by the receiver is..,1: Number of NACKs generated by the receiver is.."
|
|
eventfld.long 0x00 8. "CWT_ERR,Character Wait Time Error Flag" "0: No CWT violation has occurred,1: Time between two consecutive characters has.."
|
|
newline
|
|
rbitfld.long 0x00 7. "CRC_OK,CRC Check OK Flag" "0: Current CRC value does not match remainder,1: Current calculated CRC value matches the.."
|
|
rbitfld.long 0x00 6. "LRC_OK,LRC Check OK Flag" "0: Current LRC value does not match remainder,1: Current calculated LRC value matches the.."
|
|
newline
|
|
rbitfld.long 0x00 5. "RDTF,Receive Data Threshold Interrupt Flag" "0: Number of unread bytes in receive FIFO less..,1: Number of unread bytes in receive FIFO.."
|
|
eventfld.long 0x00 4. "RX_DATA,Receive Data Interrupt Flag" "0: No new byte is received,1: New byte is received ans stored in Receive FIFO"
|
|
newline
|
|
eventfld.long 0x00 0. "RFO,Receive FIFO Overflow Flag" "0: No overrun error has occurred,1: A byte was received when the received FIFO.."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "TX_STATUS,Transmitter Status Register"
|
|
rbitfld.long 0x00 24.--27. "TX_CNT,Transmit FIFO Byte Count" "0: FIFO is emtpy,?..."
|
|
rbitfld.long 0x00 16.--19. "TX_RPTR,Transmit FIFO Read Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 9. "GPCNT1_TO,General Purpose Counter 1 Timeout Flag" "0: GPCNT1 time not reached or bit has been cleared,1: General Purpose counter has reached the.."
|
|
eventfld.long 0x00 8. "GPCNT0_TO,General Purpose Counter 0 Timeout Flag" "0: GPCNT0 time not reached or bit has been cleared,1: General Purpose counter has reached the.."
|
|
newline
|
|
rbitfld.long 0x00 7. "TDTF,Transmit Data Threshold Flag" "0: Number of bytes in FIFO is greater than TDT..,1: Number of bytes in FIFO is less than or equal.."
|
|
eventfld.long 0x00 6. "TFF,Transmit FIFO Full Flag" "0: Transmit FIFO Full condition has not occurred,1: A Transmit FIFO Full condition has occurred"
|
|
newline
|
|
eventfld.long 0x00 5. "TCF,Transmit Complete Flag" "0: Transmit pending or in progress,1: Transmit complete"
|
|
eventfld.long 0x00 4. "ETCF,Early Transmit Complete Flag" "0: Transmit pending or in progress,1: Transmit complete"
|
|
newline
|
|
eventfld.long 0x00 3. "TFE,Transmit FIFO Empty Flag" "0: Transmit FIFO is not empty,1: Transmit FIFO is empty"
|
|
eventfld.long 0x00 0. "TNTE,Transmit NACK Threshold Error Flag" "0: Transmit NACK threshold has not been reached,1: Transmit NACK threshold reached transmitter.."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "PCSR,Port Control and Status Register"
|
|
bitfld.long 0x00 27. "SPDES,SIM Presence Detect Edge Select" "0: Falling edge on the pin,1: Rising edge on the pin"
|
|
rbitfld.long 0x00 26. "SPDP,Smart Card Presence Detect Pin Status" "0: SIM Presence Detect pin is logic low,1: SIM Presence Detectpin is logic high"
|
|
newline
|
|
eventfld.long 0x00 25. "SPDIF,Smart Card Presence Detect Interrupt Flag" "0: No insertion or removal of Smart Card..,1: Insertion or removal of Smart Card detected.."
|
|
bitfld.long 0x00 24. "SPDIM,Smart Card Presence Detect Interrupt Mask" "0: SIM presence detect interrupt is enabled,1: SIM presence detect interrupt is masked"
|
|
newline
|
|
bitfld.long 0x00 7. "SPD,Auto Power Down Control" "0: no_effect,1: Start Auto Powerdown or Power Down is in.."
|
|
bitfld.long 0x00 5. "SCSP,Smart Card Clock Stop Polarity" "0: Clock is logic 0 when stopped by SCEN,1: Clock is logic 1 when stopped by SCEN"
|
|
newline
|
|
bitfld.long 0x00 4. "SCEN,Clock Enable for Smart Card" "0: Smart Card Clock Disabled,1: Smart Card Clock Enabled"
|
|
bitfld.long 0x00 3. "SRST,Reset to Smart Card" "0: Smart Card Reset is asserted,1: Smart Card Reset is de-asserted"
|
|
newline
|
|
bitfld.long 0x00 2. "VCCENP,VCC Enable Polarity Control" "0: SVCC_EN is active high,1: SVCC_EN is active low"
|
|
bitfld.long 0x00 1. "SVCC_EN,Vcc Enable for Smart Card" "0: Smart Card Voltage disabled,1: Smart Card Voltage enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "SAPD,Auto Power Down Enable" "0: Auto power down disabled,1: Auto power down enabled"
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "RX_BUF,Receive Data Read Buffer"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RX_BYTE,Receive Data Byte"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "TX_BUF,Transmit Data Buffer"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TX_BYTE,Transmit Data Byte"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "TX_GETU,Transmitter Guard ETU Value Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "GETU,Transmitter Guard Time Value in ETU"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CWT_VAL,Character Wait Time Value Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "CWT,Character Wait Time Value"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "BWT_VAL,Block Wait Time Value Register"
|
|
hexmask.long 0x00 0.--31. 1. "BWT,Block Wait Time Value"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "BGT_VAL,Block Guard Time Value Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "BGT,Block Guard Time Value"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "GPCNT0_VAL,General Purpose Counter 0 Timeout Value Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "GPCNT0,General Purpose Counter 0 Timeout Value"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "GPCNT1_VAL,General Purpose Counter 1 Timeout Value"
|
|
hexmask.long.word 0x00 0.--15. 1. "GPCNT1,General Purpose Counter 1 Timeout Value"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "ENET (Ethernet MAC)"
|
|
tree "ENET"
|
|
base ad:0x40424000
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "EIR,Interrupt Event Register"
|
|
eventfld.long 0x00 30. "BABR,Babbling Receive Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 29. "BABT,Babbling Transmit Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 28. "GRA,Graceful Stop Complete" "0,1"
|
|
newline
|
|
eventfld.long 0x00 27. "TXF,Transmit Frame Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 26. "TXB,Transmit Buffer Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 25. "RXF,Receive Frame Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 24. "RXB,Receive Buffer Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 23. "MII,MII Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 22. "EBERR,Ethernet Bus Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 21. "LC,Late Collision" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20. "RL,Collision Retry Limit" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "UN,Transmit FIFO Underrun" "0,1"
|
|
newline
|
|
eventfld.long 0x00 18. "PLR,Payload Receive Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "WAKEUP,Node Wakeup Request Indication" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "TS_AVAIL,Transmit Timestamp Available" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "TS_TIMER,Timestamp Timer" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "EIMR,Interrupt Mask Register"
|
|
bitfld.long 0x00 30. "BABR,BABR Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 29. "BABT,BABT Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 28. "GRA,GRA Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 27. "TXF,TXF Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 26. "TXB,TXB Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 25. "RXF,RXF Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 24. "RXB,RXB Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 23. "MII,MII Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 22. "EBERR,EBERR Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 21. "LC,LC Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 20. "RL,RL Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 19. "UN,UN Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 18. "PLR,PLR Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 17. "WAKEUP,WAKEUP Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 16. "TS_AVAIL,TS_AVAIL Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 15. "TS_TIMER,TS_TIMER Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "RDAR,Receive Descriptor Active Register - Ring 0"
|
|
bitfld.long 0x00 24. "RDAR,Receive Descriptor Active" "0,1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TDAR,Transmit Descriptor Active Register - Ring 0"
|
|
bitfld.long 0x00 24. "TDAR,Transmit Descriptor Active" "0,1"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "ECR,Ethernet Control Register"
|
|
bitfld.long 0x00 8. "DBSWP,Descriptor Byte Swapping Enable" "0: The buffer descriptor bytes are not swapped..,1: The buffer descriptor bytes are swapped to.."
|
|
newline
|
|
bitfld.long 0x00 6. "DBGEN,Debug Enable" "0: MAC continues operation in debug mode,1: MAC enters hardware freeze mode when the.."
|
|
newline
|
|
bitfld.long 0x00 4. "EN1588,EN1588 Enable" "0: Legacy FEC buffer descriptors and functions..,1: Enhanced frame time-stamping functions enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "SLEEP,Sleep Mode Enable" "0: Normal operating mode,1: Sleep mode"
|
|
newline
|
|
bitfld.long 0x00 2. "MAGICEN,Magic Packet Detection Enable" "0: Magic detection logic disabled,1: The MAC core detects magic packets and.."
|
|
newline
|
|
bitfld.long 0x00 1. "ETHEREN,Ethernet Enable" "0: Reception immediately stops and transmission..,1: MAC is enabled and reception and transmission.."
|
|
newline
|
|
bitfld.long 0x00 0. "RESET,Ethernet MAC Reset" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "MMFR,MII Management Frame Register"
|
|
bitfld.long 0x00 30.--31. "ST,Start Of Frame Delimiter" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "OP,Operation Code" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23.--27. "PA,PHY Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 18.--22. "RA,Register Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "TA,Turn Around" "0,1,2,3"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "DATA,Management Frame Data"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "MSCR,MII Speed Control Register"
|
|
bitfld.long 0x00 8.--10. "HOLDTIME,Hold time On MDIO Output" "0: 1 internal module clock cycle,1: 2 internal module clock cycles,2: 3 internal module clock cycles,?,?,?,?,7: 8 internal module clock cycles"
|
|
newline
|
|
bitfld.long 0x00 7. "DIS_PRE,Disable Preamble" "0: Preamble enabled,1: Preamble (32 ones) is not prepended to the.."
|
|
newline
|
|
bitfld.long 0x00 1.--6. "MII_SPEED,MII Speed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "MIBC,MIB Control Register"
|
|
bitfld.long 0x00 31. "MIB_DIS,Disable MIB Logic" "0: MIB logic is enabled,1: MIB logic is disabled"
|
|
newline
|
|
rbitfld.long 0x00 30. "MIB_IDLE,MIB Idle" "0: The MIB block is updating MIB counters,1: The MIB block is not currently updating any.."
|
|
newline
|
|
bitfld.long 0x00 29. "MIB_CLEAR,MIB Clear" "0: See note above,1: All statistics counters are reset to 0"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "RCR,Receive Control Register"
|
|
rbitfld.long 0x00 31. "GRS,Graceful Receive Stopped" "0: Receive not stopped,1: Receive stopped"
|
|
newline
|
|
bitfld.long 0x00 30. "NLC,Payload Length Check Disable" "0: The payload length check is disabled,1: The core checks the frame's payload length.."
|
|
newline
|
|
hexmask.long.word 0x00 16.--29. 1. "MAX_FL,Maximum Frame Length"
|
|
newline
|
|
bitfld.long 0x00 15. "CFEN,MAC Control Frame Enable" "0: MAC control frames with any opcode other than..,1: MAC control frames with any opcode other than.."
|
|
newline
|
|
bitfld.long 0x00 14. "CRCFWD,Terminate/Forward Received CRC" "0: The CRC field of received frames is..,1: The CRC field is stripped from the frame"
|
|
newline
|
|
bitfld.long 0x00 13. "PAUFWD,Terminate/Forward Pause Frames" "0: Pause frames are terminated and discarded in..,1: Pause frames are forwarded to the user.."
|
|
newline
|
|
bitfld.long 0x00 12. "PADEN,Enable Frame Padding Remove On Receive" "0: No padding is removed on receive by the MAC,1: Padding is removed from received frames"
|
|
newline
|
|
bitfld.long 0x00 9. "RMII_10T,Enables 10-Mbit/s mode of the RMII" "0: 100-Mbit/s operation,1: 10-Mbit/s operation"
|
|
newline
|
|
bitfld.long 0x00 8. "RMII_MODE,RMII Mode Enable" "0: MAC configured for MII mode,1: MAC configured for RMII operation"
|
|
newline
|
|
bitfld.long 0x00 5. "FCE,Flow Control Enable" "0: Disable flow control,1: Enable flow control"
|
|
newline
|
|
bitfld.long 0x00 4. "BC_REJ,Broadcast Frame Reject" "0: Will not reject frames as described above,1: Will reject frames as described above"
|
|
newline
|
|
bitfld.long 0x00 3. "PROM,Promiscuous Mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "MII_MODE,Media Independent Interface Mode" "?,1: MII or RMII mode as indicated by the.."
|
|
newline
|
|
bitfld.long 0x00 1. "DRT,Disable Receive On Transmit" "0: Receive path operates independently of..,1: Disable reception of frames while transmitting"
|
|
newline
|
|
bitfld.long 0x00 0. "LOOP,Internal Loopback" "0: Loopback disabled,1: Transmitted frames are looped back internal.."
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "TCR,Transmit Control Register"
|
|
bitfld.long 0x00 9. "CRCFWD,Forward Frame From Application With CRC" "0: TxBD[TC] controls whether the frame has a CRC..,1: The transmitter does not append any CRC to.."
|
|
newline
|
|
bitfld.long 0x00 8. "ADDINS,Set MAC Address On Transmit" "0: The source MAC address is not modified by the..,1: The MAC overwrites the source MAC address.."
|
|
newline
|
|
bitfld.long 0x00 5.--7. "ADDSEL,Source MAC Address Select On Transmit" "0: Node MAC address programmed on PADDR1/2..,?..."
|
|
newline
|
|
rbitfld.long 0x00 4. "RFC_PAUSE,Receive Frame Control Pause" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TFC_PAUSE,Transmit Frame Control Pause" "0: No PAUSE frame transmitted,1: The MAC stops transmission of data frames.."
|
|
newline
|
|
bitfld.long 0x00 2. "FDEN,Full-Duplex Enable" "0: Disable full-duplex,1: Enable full-duplex"
|
|
newline
|
|
bitfld.long 0x00 0. "GTS,Graceful Transmit Stop" "0: Disable graceful transmit stop,1: Enable graceful transmit stop"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "PALR,Physical Address Lower Register"
|
|
hexmask.long 0x00 0.--31. 1. "PADDR1,Pause Address"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "PAUR,Physical Address Upper Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PADDR2,Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte individual address used for exact match and the source address field in PAUSE frames"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TYPE,Type Field In PAUSE Frames"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "OPD,Opcode/Pause Duration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "OPCODE,Opcode Field In PAUSE Frames"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "PAUSE_DUR,Pause Duration"
|
|
repeat 3. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0xF0)++0x03
|
|
line.long 0x00 "TXIC[$1],Transmit Interrupt Coalescing Register $1"
|
|
bitfld.long 0x00 31. "ICEN,Interrupt Coalescing Enable" "0: Disable Interrupt coalescing,1: Enable Interrupt coalescing"
|
|
newline
|
|
bitfld.long 0x00 30. "ICCS,Interrupt Coalescing Timer Clock Source Select" "0: Use MII/GMII TX clocks,1: Use ENET system clock"
|
|
newline
|
|
hexmask.long.byte 0x00 20.--27. 1. "ICFT,Interrupt coalescing frame count threshold"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ICTT,Interrupt coalescing timer threshold"
|
|
repeat.end
|
|
repeat 3. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "RXIC[$1],Receive Interrupt Coalescing Register $1"
|
|
bitfld.long 0x00 31. "ICEN,Interrupt Coalescing Enable" "0: Disable Interrupt coalescing,1: Enable Interrupt coalescing"
|
|
newline
|
|
bitfld.long 0x00 30. "ICCS,Interrupt Coalescing Timer Clock Source Select" "0: Use MII/GMII TX clocks,1: Use ENET system clock"
|
|
newline
|
|
hexmask.long.byte 0x00 20.--27. 1. "ICFT,Interrupt coalescing frame count threshold"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ICTT,Interrupt coalescing timer threshold"
|
|
repeat.end
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "IAUR,Descriptor Individual Upper Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "IADDR1,Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "IALR,Descriptor Individual Lower Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "IADDR2,Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "GAUR,Descriptor Group Upper Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "GADDR1,Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "GALR,Descriptor Group Lower Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "GADDR2,Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "TFWR,Transmit FIFO Watermark Register"
|
|
bitfld.long 0x00 8. "STRFWD,Store And Forward Enable" "0: Reset,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "TFWR,Transmit FIFO" "0: 64 bytes written,1: 64 bytes written,2: 128 bytes written,3: 192 bytes written,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: 1984 bytes written,?..."
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "RDSR,Receive Descriptor Ring 0 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "R_DES_START,Pointer to the beginning of the receive buffer descriptor queue"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "TDSR,Transmit Buffer Descriptor Ring 0 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "X_DES_START,Pointer to the beginning of the transmit buffer descriptor queue"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "MRBR,Maximum Receive Buffer Size Register - Ring 0"
|
|
hexmask.long.word 0x00 4.--13. 1. "R_BUF_SIZE,Receive buffer size in bytes"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "RSFL,Receive FIFO Section Full Threshold"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RX_SECTION_FULL,Value Of Receive FIFO Section Full Threshold"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "RSEM,Receive FIFO Section Empty Threshold"
|
|
bitfld.long 0x00 16.--20. "STAT_SECTION_EMPTY,RX Status FIFO Section Empty Threshold" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RX_SECTION_EMPTY,Value Of The Receive FIFO Section Empty Threshold"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "RAEM,Receive FIFO Almost Empty Threshold"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RX_ALMOST_EMPTY,Value Of The Receive FIFO Almost Empty Threshold"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "RAFL,Receive FIFO Almost Full Threshold"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RX_ALMOST_FULL,Value Of The Receive FIFO Almost Full Threshold"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "TSEM,Transmit FIFO Section Empty Threshold"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TX_SECTION_EMPTY,Value Of The Transmit FIFO Section Empty Threshold"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "TAEM,Transmit FIFO Almost Empty Threshold"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TX_ALMOST_EMPTY,Value of Transmit FIFO Almost Empty Threshold"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "TAFL,Transmit FIFO Almost Full Threshold"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TX_ALMOST_FULL,Value Of The Transmit FIFO Almost Full Threshold"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "TIPG,Transmit Inter-Packet Gap"
|
|
bitfld.long 0x00 0.--4. "IPG,Transmit Inter-Packet Gap" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "FTRL,Frame Truncation Length"
|
|
hexmask.long.word 0x00 0.--13. 1. "TRUNC_FL,Frame Truncation Length"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "TACC,Transmit Accelerator Function Configuration"
|
|
bitfld.long 0x00 4. "PROCHK,Enables insertion of protocol checksum" "0: Checksum not inserted,1: If an IP frame with a known protocol is.."
|
|
newline
|
|
bitfld.long 0x00 3. "IPCHK,Enables insertion of IP header checksum" "0: Checksum is not inserted,1: If an IP frame is transmitted the checksum is.."
|
|
newline
|
|
bitfld.long 0x00 0. "SHIFT16,TX FIFO Shift-16" "0: Disabled,1: Indicates to the transmit data FIFO that the.."
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "RACC,Receive Accelerator Function Configuration"
|
|
bitfld.long 0x00 7. "SHIFT16,RX FIFO Shift-16" "0: Disabled,1: Instructs the MAC to write two additional.."
|
|
newline
|
|
bitfld.long 0x00 6. "LINEDIS,Enable Discard Of Frames With MAC Layer Errors" "0: Frames with errors are not discarded,1: Any frame received with a CRC length or PHY.."
|
|
newline
|
|
bitfld.long 0x00 2. "PRODIS,Enable Discard Of Frames With Wrong Protocol Checksum" "0: Frames with wrong checksum are not discarded,1: If a TCP/IP UDP/IP or ICMP/IP frame is.."
|
|
newline
|
|
bitfld.long 0x00 1. "IPDIS,Enable Discard Of Frames With Wrong IPv4 Header Checksum" "0: Frames with wrong IPv4 header checksum are..,1: If an IPv4 frame is received with a.."
|
|
newline
|
|
bitfld.long 0x00 0. "PADREM,Enable Padding Removal For Short IP Frames" "0: Padding not removed,1: Any bytes following the IP payload section of.."
|
|
rgroup.long 0x204++0x03
|
|
line.long 0x00 "RMON_T_PACKETS,Tx Packet Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Packet count"
|
|
rgroup.long 0x208++0x03
|
|
line.long 0x00 "RMON_T_BC_PKT,Tx Broadcast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Broadcast packets"
|
|
rgroup.long 0x20C++0x03
|
|
line.long 0x00 "RMON_T_MC_PKT,Tx Multicast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Multicast packets"
|
|
rgroup.long 0x210++0x03
|
|
line.long 0x00 "RMON_T_CRC_ALIGN,Tx Packets with CRC/Align Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Packets with CRC/align error"
|
|
rgroup.long 0x214++0x03
|
|
line.long 0x00 "RMON_T_UNDERSIZE,Tx Packets Less Than Bytes and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets less than 64 bytes with good CRC"
|
|
rgroup.long 0x218++0x03
|
|
line.long 0x00 "RMON_T_OVERSIZE,Tx Packets GT MAX_FL bytes and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets greater than MAX_FL bytes with good CRC"
|
|
rgroup.long 0x21C++0x03
|
|
line.long 0x00 "RMON_T_FRAG,Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of packets less than 64 bytes with bad CRC"
|
|
rgroup.long 0x220++0x03
|
|
line.long 0x00 "RMON_T_JAB,Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets greater than MAX_FL bytes and bad CRC"
|
|
rgroup.long 0x224++0x03
|
|
line.long 0x00 "RMON_T_COL,Tx Collision Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit collisions"
|
|
rgroup.long 0x228++0x03
|
|
line.long 0x00 "RMON_T_P64,Tx 64-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 64-byte transmit packets"
|
|
rgroup.long 0x22C++0x03
|
|
line.long 0x00 "RMON_T_P65TO127,Tx 65- to 127-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 65- to 127-byte transmit packets"
|
|
rgroup.long 0x230++0x03
|
|
line.long 0x00 "RMON_T_P128TO255,Tx 128- to 255-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 128- to 255-byte transmit packets"
|
|
rgroup.long 0x234++0x03
|
|
line.long 0x00 "RMON_T_P256TO511,Tx 256- to 511-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 256- to 511-byte transmit packets"
|
|
rgroup.long 0x238++0x03
|
|
line.long 0x00 "RMON_T_P512TO1023,Tx 512- to 1023-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 512- to 1023-byte transmit packets"
|
|
rgroup.long 0x23C++0x03
|
|
line.long 0x00 "RMON_T_P1024TO2047,Tx 1024- to 2047-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 1024- to 2047-byte transmit packets"
|
|
rgroup.long 0x240++0x03
|
|
line.long 0x00 "RMON_T_P_GTE2048,Tx Packets Greater Than 2048 Bytes Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets greater than 2048 bytes"
|
|
rgroup.long 0x244++0x03
|
|
line.long 0x00 "RMON_T_OCTETS,Tx Octets Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "TXOCTS,Number of transmit octets"
|
|
rgroup.long 0x248++0x03
|
|
line.long 0x00 "IEEE_T_DROP,Reserved Statistic Register"
|
|
rgroup.long 0x24C++0x03
|
|
line.long 0x00 "IEEE_T_FRAME_OK,Frames Transmitted OK Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted OK"
|
|
rgroup.long 0x250++0x03
|
|
line.long 0x00 "IEEE_T_1COL,Frames Transmitted with Single Collision Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with one collision"
|
|
rgroup.long 0x254++0x03
|
|
line.long 0x00 "IEEE_T_MCOL,Frames Transmitted with Multiple Collisions Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with multiple collisions"
|
|
rgroup.long 0x258++0x03
|
|
line.long 0x00 "IEEE_T_DEF,Frames Transmitted after Deferral Delay Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with deferral delay"
|
|
rgroup.long 0x25C++0x03
|
|
line.long 0x00 "IEEE_T_LCOL,Frames Transmitted with Late Collision Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with late collision"
|
|
rgroup.long 0x260++0x03
|
|
line.long 0x00 "IEEE_T_EXCOL,Frames Transmitted with Excessive Collisions Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with excessive collisions"
|
|
rgroup.long 0x264++0x03
|
|
line.long 0x00 "IEEE_T_MACERR,Frames Transmitted with Tx FIFO Underrun Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with transmit FIFO underrun"
|
|
rgroup.long 0x268++0x03
|
|
line.long 0x00 "IEEE_T_CSERR,Frames Transmitted with Carrier Sense Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with carrier sense error"
|
|
rgroup.long 0x26C++0x03
|
|
line.long 0x00 "IEEE_T_SQE,Reserved Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,This read-only field is reserved and always has the value 0"
|
|
rgroup.long 0x270++0x03
|
|
line.long 0x00 "IEEE_T_FDXFC,Flow Control Pause Frames Transmitted Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of flow-control pause frames transmitted"
|
|
rgroup.long 0x274++0x03
|
|
line.long 0x00 "IEEE_T_OCTETS_OK,Octet Count for Frames Transmitted w/o Error Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Octet count for frames transmitted without error Counts total octets (includes header and FCS fields)"
|
|
rgroup.long 0x284++0x03
|
|
line.long 0x00 "RMON_R_PACKETS,Rx Packet Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of packets received"
|
|
rgroup.long 0x288++0x03
|
|
line.long 0x00 "RMON_R_BC_PKT,Rx Broadcast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive broadcast packets"
|
|
rgroup.long 0x28C++0x03
|
|
line.long 0x00 "RMON_R_MC_PKT,Rx Multicast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive multicast packets"
|
|
rgroup.long 0x290++0x03
|
|
line.long 0x00 "RMON_R_CRC_ALIGN,Rx Packets with CRC/Align Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets with CRC or align error"
|
|
rgroup.long 0x294++0x03
|
|
line.long 0x00 "RMON_R_UNDERSIZE,Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets with less than 64 bytes and good CRC"
|
|
rgroup.long 0x298++0x03
|
|
line.long 0x00 "RMON_R_OVERSIZE,Rx Packets Greater Than MAX_FL and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets greater than MAX_FL and good CRC"
|
|
rgroup.long 0x29C++0x03
|
|
line.long 0x00 "RMON_R_FRAG,Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets with less than 64 bytes and bad CRC"
|
|
rgroup.long 0x2A0++0x03
|
|
line.long 0x00 "RMON_R_JAB,Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets greater than MAX_FL and bad CRC"
|
|
rgroup.long 0x2A8++0x03
|
|
line.long 0x00 "RMON_R_P64,Rx 64-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 64-byte receive packets"
|
|
rgroup.long 0x2AC++0x03
|
|
line.long 0x00 "RMON_R_P65TO127,Rx 65- to 127-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 65- to 127-byte recieve packets"
|
|
rgroup.long 0x2B0++0x03
|
|
line.long 0x00 "RMON_R_P128TO255,Rx 128- to 255-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 128- to 255-byte recieve packets"
|
|
rgroup.long 0x2B4++0x03
|
|
line.long 0x00 "RMON_R_P256TO511,Rx 256- to 511-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 256- to 511-byte recieve packets"
|
|
rgroup.long 0x2B8++0x03
|
|
line.long 0x00 "RMON_R_P512TO1023,Rx 512- to 1023-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 512- to 1023-byte recieve packets"
|
|
rgroup.long 0x2BC++0x03
|
|
line.long 0x00 "RMON_R_P1024TO2047,Rx 1024- to 2047-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 1024- to 2047-byte recieve packets"
|
|
rgroup.long 0x2C0++0x03
|
|
line.long 0x00 "RMON_R_P_GTE2048,Rx Packets Greater than 2048 Bytes Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of greater-than-2048-byte recieve packets"
|
|
rgroup.long 0x2C4++0x03
|
|
line.long 0x00 "RMON_R_OCTETS,Rx Octets Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Number of receive octets"
|
|
rgroup.long 0x2C8++0x03
|
|
line.long 0x00 "IEEE_R_DROP,Frames not Counted Correctly Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Frame count"
|
|
rgroup.long 0x2CC++0x03
|
|
line.long 0x00 "IEEE_R_FRAME_OK,Frames Received OK Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames received OK"
|
|
rgroup.long 0x2D0++0x03
|
|
line.long 0x00 "IEEE_R_CRC,Frames Received with CRC Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames received with CRC error"
|
|
rgroup.long 0x2D4++0x03
|
|
line.long 0x00 "IEEE_R_ALIGN,Frames Received with Alignment Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames received with alignment error"
|
|
rgroup.long 0x2D8++0x03
|
|
line.long 0x00 "IEEE_R_MACERR,Receive FIFO Overflow Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Receive FIFO overflow count"
|
|
rgroup.long 0x2DC++0x03
|
|
line.long 0x00 "IEEE_R_FDXFC,Flow Control Pause Frames Received Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of flow-control pause frames received"
|
|
rgroup.long 0x2E0++0x03
|
|
line.long 0x00 "IEEE_R_OCTETS_OK,Octet Count for Frames Received without Error Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Number of octets for frames received without error"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "ATCR,Adjustable Timer Control Register"
|
|
bitfld.long 0x00 13. "SLAVE,Enable Timer Slave Mode" "0: The timer is active and all configuration..,1: The internal timer is disabled and the.."
|
|
newline
|
|
bitfld.long 0x00 11. "CAPTURE,Capture Timer Value" "0: No effect,1: The current time is captured and can be read.."
|
|
newline
|
|
bitfld.long 0x00 9. "RESTART,Reset Timer" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "PINPER,Enables event signal output external pin frc_evt_period assertion on period event" "0: Disable,1: Enable"
|
|
newline
|
|
bitfld.long 0x00 4. "PEREN,Enable Periodical Event" "0: Disable,1: A period event interrupt can be generated.."
|
|
newline
|
|
bitfld.long 0x00 3. "OFFRST,Reset Timer On Offset Event" "0: The timer is not affected and no action..,1: If OFFEN is set the timer resets to zero when.."
|
|
newline
|
|
bitfld.long 0x00 2. "OFFEN,Enable One-Shot Offset Event" "0: Disable,1: The timer can be reset to zero when the given.."
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable Timer" "0: The timer stops at the current value,1: The timer starts incrementing"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "ATVR,Timer Value Register"
|
|
hexmask.long 0x00 0.--31. 1. "ATIME,A write sets the timer"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "ATOFF,Timer Offset Register"
|
|
hexmask.long 0x00 0.--31. 1. "OFFSET,Offset value for one-shot event generation"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "ATPER,Timer Period Register"
|
|
hexmask.long 0x00 0.--31. 1. "PERIOD,Value for generating periodic events"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "ATCOR,Timer Correction Register"
|
|
hexmask.long 0x00 0.--30. 1. "COR,Correction Counter Wrap-Around Value"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "ATINC,Time-Stamping Clock Period Register"
|
|
hexmask.long.byte 0x00 8.--14. 1. "INC_CORR,Correction Increment Value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "INC,Clock Period Of The Timestamping Clock (ts_clk) In Nanoseconds"
|
|
rgroup.long 0x418++0x03
|
|
line.long 0x00 "ATSTMP,Timestamp of Last Transmitted Frame"
|
|
hexmask.long 0x00 0.--31. 1. "TIMESTAMP,Timestamp of the last frame transmitted by the core that had TxBD[TS] set the ff_tx_ts_frm signal asserted from the user application"
|
|
group.long 0x604++0x03
|
|
line.long 0x00 "TGSR,Timer Global Status Register"
|
|
eventfld.long 0x00 3. "TF3,Copy Of Timer Flag For Channel 3" "0: Timer Flag for Channel 3 is clear,1: Timer Flag for Channel 3 is set"
|
|
newline
|
|
eventfld.long 0x00 2. "TF2,Copy Of Timer Flag For Channel 2" "0: Timer Flag for Channel 2 is clear,1: Timer Flag for Channel 2 is set"
|
|
newline
|
|
eventfld.long 0x00 1. "TF1,Copy Of Timer Flag For Channel 1" "0: Timer Flag for Channel 1 is clear,1: Timer Flag for Channel 1 is set"
|
|
newline
|
|
eventfld.long 0x00 0. "TF0,Copy Of Timer Flag For Channel 0" "0: Timer Flag for Channel 0 is clear,1: Timer Flag for Channel 0 is set"
|
|
group.long 0x608++0x03
|
|
line.long 0x00 "TCSR0,Timer Control Status Register"
|
|
bitfld.long 0x00 11.--15. "TPWC,Timer PulseWidth Control" "0: Pulse width is one 1588-clock cycle,1: Pulse width is two 1588-clock cycles,2: Pulse width is three 1588-clock cycles,3: Pulse width is four 1588-clock cycles,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: Pulse width is 32 1588-clock cycles"
|
|
newline
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x60C++0x03
|
|
line.long 0x00 "TCCR0,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "TCSR1,Timer Control Status Register"
|
|
bitfld.long 0x00 11.--15. "TPWC,Timer PulseWidth Control" "0: Pulse width is one 1588-clock cycle,1: Pulse width is two 1588-clock cycles,2: Pulse width is three 1588-clock cycles,3: Pulse width is four 1588-clock cycles,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: Pulse width is 32 1588-clock cycles"
|
|
newline
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x614++0x03
|
|
line.long 0x00 "TCCR1,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
group.long 0x618++0x03
|
|
line.long 0x00 "TCSR2,Timer Control Status Register"
|
|
bitfld.long 0x00 11.--15. "TPWC,Timer PulseWidth Control" "0: Pulse width is one 1588-clock cycle,1: Pulse width is two 1588-clock cycles,2: Pulse width is three 1588-clock cycles,3: Pulse width is four 1588-clock cycles,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: Pulse width is 32 1588-clock cycles"
|
|
newline
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x61C++0x03
|
|
line.long 0x00 "TCCR2,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "TCSR3,Timer Control Status Register"
|
|
bitfld.long 0x00 11.--15. "TPWC,Timer PulseWidth Control" "0: Pulse width is one 1588-clock cycle,1: Pulse width is two 1588-clock cycles,2: Pulse width is three 1588-clock cycles,3: Pulse width is four 1588-clock cycles,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: Pulse width is 32 1588-clock cycles"
|
|
newline
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x624++0x03
|
|
line.long 0x00 "TCCR3,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
tree.end
|
|
tree "ENET_1G"
|
|
base ad:0x40420000
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "EIR,Interrupt Event Register"
|
|
eventfld.long 0x00 30. "BABR,Babbling Receive Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 29. "BABT,Babbling Transmit Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 28. "GRA,Graceful Stop Complete" "0,1"
|
|
newline
|
|
eventfld.long 0x00 27. "TXF,Transmit Frame Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 26. "TXB,Transmit Buffer Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 25. "RXF,Receive Frame Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 24. "RXB,Receive Buffer Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 23. "MII,MII Interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 22. "EBERR,Ethernet Bus Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 21. "LC,Late Collision" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20. "RL,Collision Retry Limit" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "UN,Transmit FIFO Underrun" "0,1"
|
|
newline
|
|
eventfld.long 0x00 18. "PLR,Payload Receive Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "WAKEUP,Node Wakeup Request Indication" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "TS_AVAIL,Transmit Timestamp Available" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "TS_TIMER,Timestamp Timer" "0,1"
|
|
newline
|
|
eventfld.long 0x00 14. "RXFLUSH_2,RX DMA Ring 2 flush indication" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13. "RXFLUSH_1,RX DMA Ring 1 flush indication" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "RXFLUSH_0,RX DMA Ring 0 flush indication" "0,1"
|
|
newline
|
|
eventfld.long 0x00 7. "TXF2,Transmit frame interrupt class 2" "0,1"
|
|
newline
|
|
eventfld.long 0x00 6. "TXB2,Transmit buffer interrupt class 2" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "RXF2,Receive frame interrupt class 2" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4. "RXB2,Receive buffer interrupt class 2" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "TXF1,Transmit frame interrupt class 1" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "TXB1,Transmit buffer interrupt class 1" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "RXF1,Receive frame interrupt class 1" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "RXB1,Receive buffer interrupt class 1" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "EIMR,Interrupt Mask Register"
|
|
bitfld.long 0x00 30. "BABR,BABR Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 29. "BABT,BABT Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 28. "GRA,GRA Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 27. "TXF,TXF Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 26. "TXB,TXB Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 25. "RXF,RXF Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 24. "RXB,RXB Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 23. "MII,MII Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 22. "EBERR,EBERR Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 21. "LC,LC Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 20. "RL,RL Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 19. "UN,UN Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 18. "PLR,PLR Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 17. "WAKEUP,WAKEUP Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 16. "TS_AVAIL,TS_AVAIL Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 15. "TS_TIMER,TS_TIMER Interrupt Mask" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 14. "RXFLUSH_2,Corresponds to interrupt source EIR[RXFLUSH_2] and determines whether an interrupt condition can generate an interrupt" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 13. "RXFLUSH_1,Corresponds to interrupt source EIR[RXFLUSH_1] and determines whether an interrupt condition can generate an interrupt" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 12. "RXFLUSH_0,Corresponds to interrupt source EIR[RXFLUSH_0] and determines whether an interrupt condition can generate an interrupt" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 7. "TXF2,Transmit frame interrupt class 2" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 6. "TXB2,Transmit buffer interrupt class 2" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 5. "RXF2,Receive frame interrupt class 2" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 4. "RXB2,Receive buffer interrupt class 2" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 3. "TXF1,Transmit frame interrupt class 1" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 2. "TXB1,Transmit buffer interrupt class 1" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 1. "RXF1,Receive frame interrupt class 1" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
newline
|
|
bitfld.long 0x00 0. "RXB1,Receive buffer interrupt class 1" "0: The corresponding interrupt source is masked,1: The corresponding interrupt source is not.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "RDAR,Receive Descriptor Active Register - Ring 0"
|
|
bitfld.long 0x00 24. "RDAR,Receive Descriptor Active" "0,1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TDAR,Transmit Descriptor Active Register - Ring 0"
|
|
bitfld.long 0x00 24. "TDAR,Transmit Descriptor Active" "0,1"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "ECR,Ethernet Control Register"
|
|
bitfld.long 0x00 16. "TXC_DLY,Transmit clock delay" "0: RGMII_TXC is not delayed,1: Generate delayed version of RGMII_TXC"
|
|
newline
|
|
bitfld.long 0x00 11. "SVLANDBL,S-VLAN double tag" "0: Disable S-VLAN double tag,1: Enable S-VLAN double tag"
|
|
newline
|
|
bitfld.long 0x00 10. "VLANUSE2ND,VLAN use second tag" "0: Always extract data from the first VLAN tag..,1: When a double-tagged frame is detected the.."
|
|
newline
|
|
bitfld.long 0x00 9. "SVLANEN,S-VLAN enable" "0: Only the EtherType 0x8100 will be considered..,1: The EtherType 0x88a8 will be considered in.."
|
|
newline
|
|
bitfld.long 0x00 8. "DBSWP,Descriptor Byte Swapping Enable" "0: The buffer descriptor bytes are not swapped..,1: The buffer descriptor bytes are swapped to.."
|
|
newline
|
|
bitfld.long 0x00 6. "DBGEN,Debug Enable" "0: MAC continues operation in debug mode,1: MAC enters hardware freeze mode when the.."
|
|
newline
|
|
bitfld.long 0x00 5. "SPEED,Selects between 10/100-Mbit/s and 1000-Mbit/s modes of operation" "0: 10/100-Mbit/s mode,1: 1000-Mbit/s mode"
|
|
newline
|
|
bitfld.long 0x00 4. "EN1588,EN1588 Enable" "0: Legacy FEC buffer descriptors and functions..,1: Enhanced frame time-stamping functions enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "SLEEP,Sleep Mode Enable" "0: Normal operating mode,1: Sleep mode"
|
|
newline
|
|
bitfld.long 0x00 2. "MAGICEN,Magic Packet Detection Enable" "0: Magic detection logic disabled,1: The MAC core detects magic packets and.."
|
|
newline
|
|
bitfld.long 0x00 1. "ETHEREN,Ethernet Enable" "0: Reception immediately stops and transmission..,1: MAC is enabled and reception and transmission.."
|
|
newline
|
|
bitfld.long 0x00 0. "RESET,Ethernet MAC Reset" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "MMFR,MII Management Frame Register"
|
|
bitfld.long 0x00 30.--31. "ST,Start Of Frame Delimiter" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "OP,Operation Code" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 23.--27. "PA,PHY Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 18.--22. "RA,Register Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "TA,Turn Around" "0,1,2,3"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "DATA,Management Frame Data"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "MSCR,MII Speed Control Register"
|
|
bitfld.long 0x00 8.--10. "HOLDTIME,Hold time On MDIO Output" "0: 1 internal module clock cycle,1: 2 internal module clock cycles,2: 3 internal module clock cycles,?,?,?,?,7: 8 internal module clock cycles"
|
|
newline
|
|
bitfld.long 0x00 7. "DIS_PRE,Disable Preamble" "0: Preamble enabled,1: Preamble (32 ones) is not prepended to the.."
|
|
newline
|
|
bitfld.long 0x00 1.--6. "MII_SPEED,MII Speed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "MIBC,MIB Control Register"
|
|
bitfld.long 0x00 31. "MIB_DIS,Disable MIB Logic" "0: MIB logic is enabled,1: MIB logic is disabled"
|
|
newline
|
|
rbitfld.long 0x00 30. "MIB_IDLE,MIB Idle" "0: The MIB block is updating MIB counters,1: The MIB block is not currently updating any.."
|
|
newline
|
|
bitfld.long 0x00 29. "MIB_CLEAR,MIB Clear" "0: See note above,1: All statistics counters are reset to 0"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "RCR,Receive Control Register"
|
|
rbitfld.long 0x00 31. "GRS,Graceful Receive Stopped" "0: Receive not stopped,1: Receive stopped"
|
|
newline
|
|
bitfld.long 0x00 30. "NLC,Payload Length Check Disable" "0: The payload length check is disabled,1: The core checks the frame's payload length.."
|
|
newline
|
|
hexmask.long.word 0x00 16.--29. 1. "MAX_FL,Maximum Frame Length"
|
|
newline
|
|
bitfld.long 0x00 15. "CFEN,MAC Control Frame Enable" "0: MAC control frames with any opcode other than..,1: MAC control frames with any opcode other than.."
|
|
newline
|
|
bitfld.long 0x00 14. "CRCFWD,Terminate/Forward Received CRC" "0: The CRC field of received frames is..,1: The CRC field is stripped from the frame"
|
|
newline
|
|
bitfld.long 0x00 13. "PAUFWD,Terminate/Forward Pause Frames" "0: Pause frames are terminated and discarded in..,1: Pause frames are forwarded to the user.."
|
|
newline
|
|
bitfld.long 0x00 12. "PADEN,Enable Frame Padding Remove On Receive" "0: No padding is removed on receive by the MAC,1: Padding is removed from received frames"
|
|
newline
|
|
bitfld.long 0x00 9. "RMII_10T,Enables 10-Mbit/s mode of the RMII or RGMII" "0: 100-Mbit/s or 1-Gbit/s operation,1: 10-Mbit/s operation"
|
|
newline
|
|
bitfld.long 0x00 8. "RMII_MODE,RMII Mode Enable" "0: MAC configured for MII mode,1: MAC configured for RMII operation"
|
|
newline
|
|
bitfld.long 0x00 6. "RGMII_EN,RGMII Mode Enable" "0: MAC configured for non-RGMII operation,1: MAC configured for RGMII operation"
|
|
newline
|
|
bitfld.long 0x00 5. "FCE,Flow Control Enable" "0: Disable flow control,1: Enable flow control"
|
|
newline
|
|
bitfld.long 0x00 4. "BC_REJ,Broadcast Frame Reject" "0: Will not reject frames as described above,1: Will reject frames as described above"
|
|
newline
|
|
bitfld.long 0x00 3. "PROM,Promiscuous Mode" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "MII_MODE,Media Independent Interface Mode" "?,1: MII or RMII mode as indicated by the.."
|
|
newline
|
|
bitfld.long 0x00 1. "DRT,Disable Receive On Transmit" "0: Receive path operates independently of..,1: Disable reception of frames while transmitting"
|
|
newline
|
|
bitfld.long 0x00 0. "LOOP,Internal Loopback" "0: Loopback disabled,1: Transmitted frames are looped back internal.."
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "TCR,Transmit Control Register"
|
|
bitfld.long 0x00 9. "CRCFWD,Forward Frame From Application With CRC" "0: TxBD[TC] controls whether the frame has a CRC..,1: The transmitter does not append any CRC to.."
|
|
newline
|
|
bitfld.long 0x00 8. "ADDINS,Set MAC Address On Transmit" "0: The source MAC address is not modified by the..,1: The MAC overwrites the source MAC address.."
|
|
newline
|
|
bitfld.long 0x00 5.--7. "ADDSEL,Source MAC Address Select On Transmit" "0: Node MAC address programmed on PADDR1/2..,?..."
|
|
newline
|
|
rbitfld.long 0x00 4. "RFC_PAUSE,Receive Frame Control Pause" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TFC_PAUSE,Transmit Frame Control Pause" "0: No PAUSE frame transmitted,1: The MAC stops transmission of data frames.."
|
|
newline
|
|
bitfld.long 0x00 2. "FDEN,Full-Duplex Enable" "0: Disable full-duplex,1: Enable full-duplex"
|
|
newline
|
|
bitfld.long 0x00 0. "GTS,Graceful Transmit Stop" "0: Disable graceful transmit stop,1: Enable graceful transmit stop"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "PALR,Physical Address Lower Register"
|
|
hexmask.long 0x00 0.--31. 1. "PADDR1,Pause Address"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "PAUR,Physical Address Upper Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "PADDR2,Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte individual address used for exact match and the source address field in PAUSE frames"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TYPE,Type Field In PAUSE Frames"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "OPD,Opcode/Pause Duration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "OPCODE,Opcode Field In PAUSE Frames"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "PAUSE_DUR,Pause Duration"
|
|
repeat 3. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0xF0)++0x03
|
|
line.long 0x00 "TXIC[$1],Transmit Interrupt Coalescing Register $1"
|
|
bitfld.long 0x00 31. "ICEN,Interrupt Coalescing Enable" "0: Disable Interrupt coalescing,1: Enable Interrupt coalescing"
|
|
newline
|
|
bitfld.long 0x00 30. "ICCS,Interrupt Coalescing Timer Clock Source Select" "0: Use MII/GMII TX clocks,1: Use ENET system clock"
|
|
newline
|
|
hexmask.long.byte 0x00 20.--27. 1. "ICFT,Interrupt coalescing frame count threshold"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ICTT,Interrupt coalescing timer threshold"
|
|
repeat.end
|
|
repeat 3. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "RXIC[$1],Receive Interrupt Coalescing Register $1"
|
|
bitfld.long 0x00 31. "ICEN,Interrupt Coalescing Enable" "0: Disable Interrupt coalescing,1: Enable Interrupt coalescing"
|
|
newline
|
|
bitfld.long 0x00 30. "ICCS,Interrupt Coalescing Timer Clock Source Select" "0: Use MII/GMII TX clocks,1: Use ENET system clock"
|
|
newline
|
|
hexmask.long.byte 0x00 20.--27. 1. "ICFT,Interrupt coalescing frame count threshold"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ICTT,Interrupt coalescing timer threshold"
|
|
repeat.end
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "IAUR,Descriptor Individual Upper Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "IADDR1,Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "IALR,Descriptor Individual Lower Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "IADDR2,Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "GAUR,Descriptor Group Upper Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "GADDR1,Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "GALR,Descriptor Group Lower Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "GADDR2,Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "TFWR,Transmit FIFO Watermark Register"
|
|
bitfld.long 0x00 8. "STRFWD,Store And Forward Enable" "0: Reset,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "TFWR,Transmit FIFO" "0: 64 bytes written,1: 64 bytes written,2: 128 bytes written,3: 192 bytes written,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,63: 4032 bytes written"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "RDSR1,Receive Descriptor Ring 1 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "R_DES_START,Pointer to the beginning of the receive buffer descriptor queue 1"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "TDSR1,Transmit Buffer Descriptor Ring 1 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "X_DES_START,Pointer to the beginning of transmit buffer descriptor queue 1"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "MRBR1,Maximum Receive Buffer Size Register - Ring 1"
|
|
hexmask.long.byte 0x00 4.--10. 1. "R_BUF_SIZE,Receive buffer size (in bytes)"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "RDSR2,Receive Descriptor Ring 2 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "R_DES_START,Pointer to the beginning of receive buffer descriptor queue 2"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "TDSR2,Transmit Buffer Descriptor Ring 2 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "X_DES_START,Pointer to the beginning of transmit buffer descriptor queue 2"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "MRBR2,Maximum Receive Buffer Size Register - Ring 2"
|
|
hexmask.long.byte 0x00 4.--10. 1. "R_BUF_SIZE,Receive buffer size (in bytes)"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "RDSR,Receive Descriptor Ring 0 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "R_DES_START,Pointer to the beginning of the receive buffer descriptor queue"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "TDSR,Transmit Buffer Descriptor Ring 0 Start Register"
|
|
hexmask.long 0x00 3.--31. 1. "X_DES_START,Pointer to the beginning of the transmit buffer descriptor queue"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "MRBR,Maximum Receive Buffer Size Register - Ring 0"
|
|
hexmask.long.byte 0x00 4.--10. 1. "R_BUF_SIZE,Receive buffer size in bytes"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "RSFL,Receive FIFO Section Full Threshold"
|
|
hexmask.long.word 0x00 0.--9. 1. "RX_SECTION_FULL,Value Of Receive FIFO Section Full Threshold"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "RSEM,Receive FIFO Section Empty Threshold"
|
|
bitfld.long 0x00 16.--20. "STAT_SECTION_EMPTY,RX Status FIFO Section Empty Threshold" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "RX_SECTION_EMPTY,Value Of The Receive FIFO Section Empty Threshold"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "RAEM,Receive FIFO Almost Empty Threshold"
|
|
hexmask.long.word 0x00 0.--9. 1. "RX_ALMOST_EMPTY,Value Of The Receive FIFO Almost Empty Threshold"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "RAFL,Receive FIFO Almost Full Threshold"
|
|
hexmask.long.word 0x00 0.--9. 1. "RX_ALMOST_FULL,Value Of The Receive FIFO Almost Full Threshold"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "TSEM,Transmit FIFO Section Empty Threshold"
|
|
hexmask.long.word 0x00 0.--9. 1. "TX_SECTION_EMPTY,Value Of The Transmit FIFO Section Empty Threshold"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "TAEM,Transmit FIFO Almost Empty Threshold"
|
|
hexmask.long.word 0x00 0.--9. 1. "TX_ALMOST_EMPTY,Value of Transmit FIFO Almost Empty Threshold"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "TAFL,Transmit FIFO Almost Full Threshold"
|
|
hexmask.long.word 0x00 0.--9. 1. "TX_ALMOST_FULL,Value Of The Transmit FIFO Almost Full Threshold"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "TIPG,Transmit Inter-Packet Gap"
|
|
bitfld.long 0x00 0.--4. "IPG,Transmit Inter-Packet Gap" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "FTRL,Frame Truncation Length"
|
|
hexmask.long.word 0x00 0.--13. 1. "TRUNC_FL,Frame Truncation Length"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "TACC,Transmit Accelerator Function Configuration"
|
|
bitfld.long 0x00 4. "PROCHK,Enables insertion of protocol checksum" "0: Checksum not inserted,1: If an IP frame with a known protocol is.."
|
|
newline
|
|
bitfld.long 0x00 3. "IPCHK,Enables insertion of IP header checksum" "0: Checksum is not inserted,1: If an IP frame is transmitted the checksum is.."
|
|
newline
|
|
bitfld.long 0x00 0. "SHIFT16,TX FIFO Shift-16" "0: Disabled,1: Indicates to the transmit data FIFO that the.."
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "RACC,Receive Accelerator Function Configuration"
|
|
bitfld.long 0x00 7. "SHIFT16,RX FIFO Shift-16" "0: Disabled,1: Instructs the MAC to write two additional.."
|
|
newline
|
|
bitfld.long 0x00 6. "LINEDIS,Enable Discard Of Frames With MAC Layer Errors" "0: Frames with errors are not discarded,1: Any frame received with a CRC length or PHY.."
|
|
newline
|
|
bitfld.long 0x00 2. "PRODIS,Enable Discard Of Frames With Wrong Protocol Checksum" "0: Frames with wrong checksum are not discarded,1: If a TCP/IP UDP/IP or ICMP/IP frame is.."
|
|
newline
|
|
bitfld.long 0x00 1. "IPDIS,Enable Discard Of Frames With Wrong IPv4 Header Checksum" "0: Frames with wrong IPv4 header checksum are..,1: If an IPv4 frame is received with a.."
|
|
newline
|
|
bitfld.long 0x00 0. "PADREM,Enable Padding Removal For Short IP Frames" "0: Padding not removed,1: Any bytes following the IP payload section of.."
|
|
repeat 2. (strings "1" "2" )(list 0x00 0x04 )
|
|
group.long ($2+0x1C8)++0x03
|
|
line.long 0x00 "RCMR$1,Receive Classification Match Register for Class n"
|
|
bitfld.long 0x00 16. "MATCHEN,Match Enable" "0: Disabled (default),1: The register contents are valid and a.."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "CMP3,Compare 3" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "CMP2,Compare 2" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "CMP1,Compare 1" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "CMP0,Compare 0" "0,1,2,3,4,5,6,7"
|
|
repeat.end
|
|
repeat 2. (strings "1" "2" )(list 0x00 0x04 )
|
|
group.long ($2+0x1D8)++0x03
|
|
line.long 0x00 "DMACFG$1,DMA Class Based Configuration"
|
|
bitfld.long 0x00 17. "CALC_NOIPG,Calculate no IPG" "0: The traffic shaper function should consider..,1: Addition of 12 bytes for the IPG should be.."
|
|
newline
|
|
bitfld.long 0x00 16. "DMA_CLASS_EN,DMA class enable" "0: The DMA controller's channel for the class is..,1: Enable the DMA controller to support the.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "IDLE_SLOPE,Idle slope"
|
|
repeat.end
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "RDAR1,Receive Descriptor Active Register - Ring 1"
|
|
bitfld.long 0x00 24. "RDAR,Receive Descriptor Active" "0,1"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "TDAR1,Transmit Descriptor Active Register - Ring 1"
|
|
bitfld.long 0x00 24. "TDAR,Transmit Descriptor Active" "0,1"
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "RDAR2,Receive Descriptor Active Register - Ring 2"
|
|
bitfld.long 0x00 24. "RDAR,Receive Descriptor Active" "0,1"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "TDAR2,Transmit Descriptor Active Register - Ring 2"
|
|
bitfld.long 0x00 24. "TDAR,Transmit Descriptor Active" "0,1"
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "QOS,QOS Scheme"
|
|
bitfld.long 0x00 5. "RX_FLUSH2,RX Flush Ring 2" "0: Disable,1: Enable"
|
|
newline
|
|
bitfld.long 0x00 4. "RX_FLUSH1,RX Flush Ring 1" "0: Disable,1: Enable"
|
|
newline
|
|
bitfld.long 0x00 3. "RX_FLUSH0,RX Flush Ring 0" "0: Disable,1: Enable"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "TX_SCHEME,TX scheme configuration" "0: Credit-based scheme,1: Round-robin scheme,?..."
|
|
rgroup.long 0x204++0x03
|
|
line.long 0x00 "RMON_T_PACKETS,Tx Packet Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Packet count"
|
|
rgroup.long 0x208++0x03
|
|
line.long 0x00 "RMON_T_BC_PKT,Tx Broadcast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Broadcast packets"
|
|
rgroup.long 0x20C++0x03
|
|
line.long 0x00 "RMON_T_MC_PKT,Tx Multicast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Multicast packets"
|
|
rgroup.long 0x210++0x03
|
|
line.long 0x00 "RMON_T_CRC_ALIGN,Tx Packets with CRC/Align Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Packets with CRC/align error"
|
|
rgroup.long 0x214++0x03
|
|
line.long 0x00 "RMON_T_UNDERSIZE,Tx Packets Less Than Bytes and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets less than 64 bytes with good CRC"
|
|
rgroup.long 0x218++0x03
|
|
line.long 0x00 "RMON_T_OVERSIZE,Tx Packets GT MAX_FL bytes and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets greater than MAX_FL bytes with good CRC"
|
|
rgroup.long 0x21C++0x03
|
|
line.long 0x00 "RMON_T_FRAG,Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of packets less than 64 bytes with bad CRC"
|
|
rgroup.long 0x220++0x03
|
|
line.long 0x00 "RMON_T_JAB,Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets greater than MAX_FL bytes and bad CRC"
|
|
rgroup.long 0x224++0x03
|
|
line.long 0x00 "RMON_T_COL,Tx Collision Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit collisions"
|
|
rgroup.long 0x228++0x03
|
|
line.long 0x00 "RMON_T_P64,Tx 64-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 64-byte transmit packets"
|
|
rgroup.long 0x22C++0x03
|
|
line.long 0x00 "RMON_T_P65TO127,Tx 65- to 127-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 65- to 127-byte transmit packets"
|
|
rgroup.long 0x230++0x03
|
|
line.long 0x00 "RMON_T_P128TO255,Tx 128- to 255-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 128- to 255-byte transmit packets"
|
|
rgroup.long 0x234++0x03
|
|
line.long 0x00 "RMON_T_P256TO511,Tx 256- to 511-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 256- to 511-byte transmit packets"
|
|
rgroup.long 0x238++0x03
|
|
line.long 0x00 "RMON_T_P512TO1023,Tx 512- to 1023-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 512- to 1023-byte transmit packets"
|
|
rgroup.long 0x23C++0x03
|
|
line.long 0x00 "RMON_T_P1024TO2047,Tx 1024- to 2047-byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of 1024- to 2047-byte transmit packets"
|
|
rgroup.long 0x240++0x03
|
|
line.long 0x00 "RMON_T_P_GTE2048,Tx Packets Greater Than 2048 Bytes Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "TXPKTS,Number of transmit packets greater than 2048 bytes"
|
|
rgroup.long 0x244++0x03
|
|
line.long 0x00 "RMON_T_OCTETS,Tx Octets Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "TXOCTS,Number of transmit octets"
|
|
rgroup.long 0x248++0x03
|
|
line.long 0x00 "IEEE_T_DROP,Reserved Statistic Register"
|
|
rgroup.long 0x24C++0x03
|
|
line.long 0x00 "IEEE_T_FRAME_OK,Frames Transmitted OK Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted OK"
|
|
rgroup.long 0x250++0x03
|
|
line.long 0x00 "IEEE_T_1COL,Frames Transmitted with Single Collision Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with one collision"
|
|
rgroup.long 0x254++0x03
|
|
line.long 0x00 "IEEE_T_MCOL,Frames Transmitted with Multiple Collisions Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with multiple collisions"
|
|
rgroup.long 0x258++0x03
|
|
line.long 0x00 "IEEE_T_DEF,Frames Transmitted after Deferral Delay Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with deferral delay"
|
|
rgroup.long 0x25C++0x03
|
|
line.long 0x00 "IEEE_T_LCOL,Frames Transmitted with Late Collision Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with late collision"
|
|
rgroup.long 0x260++0x03
|
|
line.long 0x00 "IEEE_T_EXCOL,Frames Transmitted with Excessive Collisions Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with excessive collisions"
|
|
rgroup.long 0x264++0x03
|
|
line.long 0x00 "IEEE_T_MACERR,Frames Transmitted with Tx FIFO Underrun Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with transmit FIFO underrun"
|
|
rgroup.long 0x268++0x03
|
|
line.long 0x00 "IEEE_T_CSERR,Frames Transmitted with Carrier Sense Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames transmitted with carrier sense error"
|
|
rgroup.long 0x26C++0x03
|
|
line.long 0x00 "IEEE_T_SQE,Reserved Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,This read-only field is reserved and always has the value 0"
|
|
rgroup.long 0x270++0x03
|
|
line.long 0x00 "IEEE_T_FDXFC,Flow Control Pause Frames Transmitted Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of flow-control pause frames transmitted"
|
|
rgroup.long 0x274++0x03
|
|
line.long 0x00 "IEEE_T_OCTETS_OK,Octet Count for Frames Transmitted w/o Error Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Octet count for frames transmitted without error Counts total octets (includes header and FCS fields)"
|
|
rgroup.long 0x284++0x03
|
|
line.long 0x00 "RMON_R_PACKETS,Rx Packet Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of packets received"
|
|
rgroup.long 0x288++0x03
|
|
line.long 0x00 "RMON_R_BC_PKT,Rx Broadcast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive broadcast packets"
|
|
rgroup.long 0x28C++0x03
|
|
line.long 0x00 "RMON_R_MC_PKT,Rx Multicast Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive multicast packets"
|
|
rgroup.long 0x290++0x03
|
|
line.long 0x00 "RMON_R_CRC_ALIGN,Rx Packets with CRC/Align Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets with CRC or align error"
|
|
rgroup.long 0x294++0x03
|
|
line.long 0x00 "RMON_R_UNDERSIZE,Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets with less than 64 bytes and good CRC"
|
|
rgroup.long 0x298++0x03
|
|
line.long 0x00 "RMON_R_OVERSIZE,Rx Packets Greater Than MAX_FL and Good CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets greater than MAX_FL and good CRC"
|
|
rgroup.long 0x29C++0x03
|
|
line.long 0x00 "RMON_R_FRAG,Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets with less than 64 bytes and bad CRC"
|
|
rgroup.long 0x2A0++0x03
|
|
line.long 0x00 "RMON_R_JAB,Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of receive packets greater than MAX_FL and bad CRC"
|
|
rgroup.long 0x2A8++0x03
|
|
line.long 0x00 "RMON_R_P64,Rx 64-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 64-byte receive packets"
|
|
rgroup.long 0x2AC++0x03
|
|
line.long 0x00 "RMON_R_P65TO127,Rx 65- to 127-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 65- to 127-byte recieve packets"
|
|
rgroup.long 0x2B0++0x03
|
|
line.long 0x00 "RMON_R_P128TO255,Rx 128- to 255-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 128- to 255-byte recieve packets"
|
|
rgroup.long 0x2B4++0x03
|
|
line.long 0x00 "RMON_R_P256TO511,Rx 256- to 511-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 256- to 511-byte recieve packets"
|
|
rgroup.long 0x2B8++0x03
|
|
line.long 0x00 "RMON_R_P512TO1023,Rx 512- to 1023-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 512- to 1023-byte recieve packets"
|
|
rgroup.long 0x2BC++0x03
|
|
line.long 0x00 "RMON_R_P1024TO2047,Rx 1024- to 2047-Byte Packets Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of 1024- to 2047-byte recieve packets"
|
|
rgroup.long 0x2C0++0x03
|
|
line.long 0x00 "RMON_R_P_GTE2048,Rx Packets Greater than 2048 Bytes Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of greater-than-2048-byte recieve packets"
|
|
rgroup.long 0x2C4++0x03
|
|
line.long 0x00 "RMON_R_OCTETS,Rx Octets Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Number of receive octets"
|
|
rgroup.long 0x2C8++0x03
|
|
line.long 0x00 "IEEE_R_DROP,Frames not Counted Correctly Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Frame count"
|
|
rgroup.long 0x2CC++0x03
|
|
line.long 0x00 "IEEE_R_FRAME_OK,Frames Received OK Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames received OK"
|
|
rgroup.long 0x2D0++0x03
|
|
line.long 0x00 "IEEE_R_CRC,Frames Received with CRC Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames received with CRC error"
|
|
rgroup.long 0x2D4++0x03
|
|
line.long 0x00 "IEEE_R_ALIGN,Frames Received with Alignment Error Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of frames received with alignment error"
|
|
rgroup.long 0x2D8++0x03
|
|
line.long 0x00 "IEEE_R_MACERR,Receive FIFO Overflow Count Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Receive FIFO overflow count"
|
|
rgroup.long 0x2DC++0x03
|
|
line.long 0x00 "IEEE_R_FDXFC,Flow Control Pause Frames Received Statistic Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "COUNT,Number of flow-control pause frames received"
|
|
rgroup.long 0x2E0++0x03
|
|
line.long 0x00 "IEEE_R_OCTETS_OK,Octet Count for Frames Received without Error Statistic Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Number of octets for frames received without error"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "ATCR,Adjustable Timer Control Register"
|
|
bitfld.long 0x00 13. "SLAVE,Enable Timer Slave Mode" "0: The timer is active and all configuration..,1: The internal timer is disabled and the.."
|
|
newline
|
|
bitfld.long 0x00 11. "CAPTURE,Capture Timer Value" "0: No effect,1: The current time is captured and can be read.."
|
|
newline
|
|
bitfld.long 0x00 9. "RESTART,Reset Timer" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "PINPER,Enables event signal output external pin frc_evt_period assertion on period event" "0: Disable,1: Enable"
|
|
newline
|
|
bitfld.long 0x00 4. "PEREN,Enable Periodical Event" "0: Disable,1: A period event interrupt can be generated.."
|
|
newline
|
|
bitfld.long 0x00 3. "OFFRST,Reset Timer On Offset Event" "0: The timer is not affected and no action..,1: If OFFEN is set the timer resets to zero when.."
|
|
newline
|
|
bitfld.long 0x00 2. "OFFEN,Enable One-Shot Offset Event" "0: Disable,1: The timer can be reset to zero when the given.."
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable Timer" "0: The timer stops at the current value,1: The timer starts incrementing"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "ATVR,Timer Value Register"
|
|
hexmask.long 0x00 0.--31. 1. "ATIME,A write sets the timer"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "ATOFF,Timer Offset Register"
|
|
hexmask.long 0x00 0.--31. 1. "OFFSET,Offset value for one-shot event generation"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "ATPER,Timer Period Register"
|
|
hexmask.long 0x00 0.--31. 1. "PERIOD,Value for generating periodic events"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "ATCOR,Timer Correction Register"
|
|
hexmask.long 0x00 0.--30. 1. "COR,Correction Counter Wrap-Around Value"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "ATINC,Time-Stamping Clock Period Register"
|
|
hexmask.long.byte 0x00 8.--14. 1. "INC_CORR,Correction Increment Value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "INC,Clock Period Of The Timestamping Clock (ts_clk) In Nanoseconds"
|
|
rgroup.long 0x418++0x03
|
|
line.long 0x00 "ATSTMP,Timestamp of Last Transmitted Frame"
|
|
hexmask.long 0x00 0.--31. 1. "TIMESTAMP,Timestamp of the last frame transmitted by the core that had TxBD[TS] set the ff_tx_ts_frm signal asserted from the user application"
|
|
group.long 0x604++0x03
|
|
line.long 0x00 "TGSR,Timer Global Status Register"
|
|
eventfld.long 0x00 3. "TF3,Copy Of Timer Flag For Channel 3" "0: Timer Flag for Channel 3 is clear,1: Timer Flag for Channel 3 is set"
|
|
newline
|
|
eventfld.long 0x00 2. "TF2,Copy Of Timer Flag For Channel 2" "0: Timer Flag for Channel 2 is clear,1: Timer Flag for Channel 2 is set"
|
|
newline
|
|
eventfld.long 0x00 1. "TF1,Copy Of Timer Flag For Channel 1" "0: Timer Flag for Channel 1 is clear,1: Timer Flag for Channel 1 is set"
|
|
newline
|
|
eventfld.long 0x00 0. "TF0,Copy Of Timer Flag For Channel 0" "0: Timer Flag for Channel 0 is clear,1: Timer Flag for Channel 0 is set"
|
|
group.long 0x608++0x03
|
|
line.long 0x00 "TCSR0,Timer Control Status Register"
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x60C++0x03
|
|
line.long 0x00 "TCCR0,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "TCSR1,Timer Control Status Register"
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x614++0x03
|
|
line.long 0x00 "TCCR1,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
group.long 0x618++0x03
|
|
line.long 0x00 "TCSR2,Timer Control Status Register"
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x61C++0x03
|
|
line.long 0x00 "TCCR2,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "TCSR3,Timer Control Status Register"
|
|
eventfld.long 0x00 7. "TF,Timer Flag" "0: Input Capture or Output Compare has not..,1: Input Capture or Output Compare has occurred"
|
|
newline
|
|
bitfld.long 0x00 6. "TIE,Timer Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--5. "TMODE,Timer Mode" "0: Timer Channel is disabled,1: Timer Channel is configured for Input Capture..,2: Timer Channel is configured for Input Capture..,3: Timer Channel is configured for Input Capture..,4: Timer Channel is configured for Output..,5: Timer Channel is configured for Output..,6: Timer Channel is configured for Output..,7: Timer Channel is configured for Output..,?,9: Timer Channel is configured for Output..,10: Timer Channel is configured for Output..,11: Timer Channel is configured for Output..,?,?,14: Timer Channel is configured for Output..,15: Timer Channel is configured for Output.."
|
|
newline
|
|
bitfld.long 0x00 0. "TDRE,Timer DMA Request Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x624++0x03
|
|
line.long 0x00 "TCCR3,Timer Compare Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "TCC,Timer Capture Compare"
|
|
tree.end
|
|
tree "ENET_QOS"
|
|
base ad:0x4043C000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MAC_CONFIGURATION,MAC Configuration Register"
|
|
bitfld.long 0x00 28.--30. "SARC,Source Address Insertion or Replacement Control" "0: mti_sa_ctrl_i and ati_sa_ctrl_i input signals..,?,2: Contents of MAC Addr-0 inserted in SA field,3: Contents of MAC Addr-0 replaces SA field,?,?,6: Contents of MAC Addr-1 inserted in SA field,7: Contents of MAC Addr-1 replaces SA field"
|
|
newline
|
|
bitfld.long 0x00 27. "IPC,Checksum Offload" "0: IP header/payload checksum checking is disabled,1: IP header/payload checksum checking is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "IPG,Inter-Packet Gap These bits control the minimum IPG between packets during transmission" "0: 96 bit times IPG,1: 88 bit times IPG,2: 80 bit times IPG,3: 72 bit times IPG,4: 64 bit times IPG,5: 56 bit times IPG,6: 48 bit times IPG,7: 40 bit times IPG"
|
|
newline
|
|
bitfld.long 0x00 23. "GPSLCE,Giant Packet Size Limit Control Enable" "0: Giant Packet Size Limit Control is disabled,1: Giant Packet Size Limit Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 22. "S2KP,IEEE 802" "0: Support upto 2K packet is disabled,1: Support upto 2K packet is Enabled"
|
|
newline
|
|
bitfld.long 0x00 21. "CST,CRC stripping for Type packets When this bit is set the last four bytes (FCS) of all packets of Ether type (type field greater than 1 536) are stripped and dropped before forwarding the packet to the application" "0: CRC stripping for Type packets is disabled,1: CRC stripping for Type packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "ACS,Automatic Pad or CRC Stripping When this bit is set the MAC strips the Pad or FCS field on the incoming packets only if the value of the length field is less than 1 536 bytes" "0: Automatic Pad or CRC Stripping is disabled,1: Automatic Pad or CRC Stripping is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "WD,Watchdog Disable" "0: Watchdog is enabled,1: Watchdog is disabled"
|
|
newline
|
|
bitfld.long 0x00 18. "BE,Packet Burst Enable When this bit is set the MAC allows packet bursting during transmission in the GMII half-duplex mode" "0: Packet Burst is disabled,1: Packet Burst is enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "JD,Jabber Disable" "0: Jabber is enabled,1: Jabber is disabled"
|
|
newline
|
|
bitfld.long 0x00 16. "JE,Jumbo Packet Enable When this bit is set the MAC allows jumbo packets of 9 018 bytes (9 022 bytes for VLAN tagged packets) without reporting a giant packet error in the Rx packet status" "0: Jumbo packet is disabled,1: Jumbo packet is enabled"
|
|
newline
|
|
bitfld.long 0x00 15. "PS,Port Select" "0: For 1000 or 2500 Mbps operations,1: For 10 or 100 Mbps operations"
|
|
newline
|
|
bitfld.long 0x00 14. "FES,Speed" "0: 10 Mbps when PS bit is 1 and 1 Gbps when PS..,1: 100 Mbps when PS bit is 1 and 2.5 Gbps when.."
|
|
newline
|
|
bitfld.long 0x00 13. "DM,Duplex Mode" "0: Half-duplex mode,1: Full-duplex mode"
|
|
newline
|
|
bitfld.long 0x00 12. "LM,Loopback Mode" "0: Loopback is disabled,1: Loopback is enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ECRSFD,Enable Carrier Sense Before Transmission in Full-Duplex Mode" "0: ECRSFD is disabled,1: ECRSFD is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "DO,Disable Receive Own" "0: Enable Receive Own,1: Disable Receive Own"
|
|
newline
|
|
bitfld.long 0x00 9. "DCRS,Disable Carrier Sense During Transmission" "0: Enable Carrier Sense During Transmission,1: Disable Carrier Sense During Transmission"
|
|
newline
|
|
bitfld.long 0x00 8. "DR,Disable Retry" "0: Enable Retry,1: Disable Retry"
|
|
newline
|
|
bitfld.long 0x00 5.--6. "BL,Back-Off Limit" "0: k = min(n 10),1: k = min(n 8),2: k = min(n 4),3: k = min(n 1)"
|
|
newline
|
|
bitfld.long 0x00 4. "DC,Deferral Check" "0: Deferral check function is disabled,1: Deferral check function is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "PRELEN,Preamble Length for Transmit packets" "0: 7 bytes of preamble,1: 5 bytes of preamble,2: 3 bytes of preamble,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TE,Transmitter Enable" "0: Transmitter is disabled,1: Transmitter is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "RE,Receiver Enable" "0: Receiver is disabled,1: Receiver is enabled"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MAC_EXT_CONFIGURATION,MAC Extended Configuration Register"
|
|
bitfld.long 0x00 25.--29. "EIPG,Extended Inter-Packet Gap" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 24. "EIPGEN,Extended Inter-Packet Gap Enable" "0: Extended Inter-Packet Gap is disabled,1: Extended Inter-Packet Gap is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "PDC,Packet Duplication Control" "0: Packet Duplication Control is disabled,1: Packet Duplication Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "USP,Unicast Slow Protocol Packet Detect" "0: Unicast Slow Protocol Packet Detection is..,1: Unicast Slow Protocol Packet Detection is.."
|
|
newline
|
|
bitfld.long 0x00 17. "SPEN,Slow Protocol Detection Enable" "0: Slow Protocol Detection is disabled,1: Slow Protocol Detection is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "DCRCC,Disable CRC Checking for Received Packets" "0: CRC Checking is enabled,1: CRC Checking is disabled"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "GPSL,Giant Packet Size Limit"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "MAC_PACKET_FILTER,MAC Packet Filter"
|
|
bitfld.long 0x00 31. "RA,Receive All" "0: Receive All is disabled,1: Receive All is enabled"
|
|
newline
|
|
bitfld.long 0x00 21. "DNTU,Drop Non-TCP/UDP over IP Packets" "0: Forward Non-TCP/UDP over IP Packets,1: Drop Non-TCP/UDP over IP Packets"
|
|
newline
|
|
bitfld.long 0x00 20. "IPFE,Layer 3 and Layer 4 Filter Enable" "0: Layer 3 and Layer 4 Filters are disabled,1: Layer 3 and Layer 4 Filters are enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "VTFE,VLAN Tag Filter Enable" "0: VLAN Tag Filter is disabled,1: VLAN Tag Filter is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "HPF,Hash or Perfect Filter" "0: Hash or Perfect Filter is disabled,1: Hash or Perfect Filter is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "SAF,Source Address Filter Enable" "0: SA Filtering is disabled,1: SA Filtering is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "SAIF,SA Inverse Filtering" "0: SA Inverse Filtering is disabled,1: SA Inverse Filtering is enabled"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PCF,Pass Control Packets These bits control the forwarding of all control packets (including unicast and multicast Pause packets)" "0: MAC filters all control packets from reaching..,1: MAC forwards all control packets except Pause..,2: MAC forwards all control packets to the..,3: MAC forwards the control packets that pass.."
|
|
newline
|
|
bitfld.long 0x00 5. "DBF,Disable Broadcast Packets" "0: Enable Broadcast Packets,1: Disable Broadcast Packets"
|
|
newline
|
|
bitfld.long 0x00 4. "PM,Pass All Multicast" "0: Pass All Multicast is disabled,1: Pass All Multicast is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "DAIF,DA Inverse Filtering" "0: DA Inverse Filtering is disabled,1: DA Inverse Filtering is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "HMC,Hash Multicast" "0: Hash Multicast is disabled,1: Hash Multicast is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "HUC,Hash Unicast" "0: Hash Unicast is disabled,1: Hash Unicast is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PR,Promiscuous Mode" "0: Promiscuous Mode is disabled,1: Promiscuous Mode is enabled"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "MAC_WATCHDOG_TIMEOUT,Watchdog Timeout"
|
|
bitfld.long 0x00 8. "PWE,Programmable Watchdog Enable" "0: Programmable Watchdog is disabled,1: Programmable Watchdog is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WTO,Watchdog Timeout" "0: bf_2KBYTES,1: bf_3KBYTES,2: bf_4KBYTES,3: bf_5KBYTES,4: bf_6KBYTES,5: bf_7KBYTES,6: bf_8KBYTES,7: bf_9KBYTES,8: bf_10KBYTES,9: bf_11KBYTES,10: bf_12KBYTES,11: bf_13KBYTES,12: bf_14KBYTES,13: bf_15KBYTES,14: bf_16383BYTES,?..."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MAC_HASH_TABLE_REG0,MAC Hash Table Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "HT31T0,MAC Hash Table First 32 Bits This field contains the first 32 Bits [31:0] of the Hash table"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "MAC_HASH_TABLE_REG1,MAC Hash Table Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "HT63T32,MAC Hash Table Second 32 Bits This field contains the second 32 Bits [63:32] of the Hash table"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "MAC_VLAN_TAG_CTRL,MAC VLAN Tag Control"
|
|
bitfld.long 0x00 31. "EIVLRXS,Enable Inner VLAN Tag in Rx Status" "0: Inner VLAN Tag in Rx status is disabled,1: Inner VLAN Tag in Rx status is enabled"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "EIVLS,Enable Inner VLAN Tag Stripping on Receive This field indicates the stripping operation on inner VLAN Tag in received packet" "0: Do not strip,1: Strip if VLAN filter passes,2: Strip if VLAN filter fails,3: Always strip"
|
|
newline
|
|
bitfld.long 0x00 27. "ERIVLT,ERIVLT" "0: Inner VLAN tag is disabled,1: Inner VLAN tag is enabled"
|
|
newline
|
|
bitfld.long 0x00 26. "EDVLP,Enable Double VLAN Processing" "0: Double VLAN Processing is disabled,1: Double VLAN Processing is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "VTHM,VLAN Tag Hash Table Match Enable" "0: VLAN Tag Hash Table Match is disabled,1: VLAN Tag Hash Table Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 24. "EVLRXS,Enable VLAN Tag in Rx status" "0: VLAN Tag in Rx status is disabled,1: VLAN Tag in Rx status is enabled"
|
|
newline
|
|
bitfld.long 0x00 21.--22. "EVLS,Enable VLAN Tag Stripping on Receive This field indicates the stripping operation on the outer VLAN Tag in received packet" "0: Do not strip,1: Strip if VLAN filter passes,2: Strip if VLAN filter fails,3: Always strip"
|
|
newline
|
|
bitfld.long 0x00 18. "ESVL,Enable S-VLAN When this bit is set the MAC transmitter and receiver consider the S-VLAN packets (Type = 0x88A8) as valid VLAN tagged packets" "0: S-VLAN is disabled,1: S-VLAN is enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "VTIM,VLAN Tag Inverse Match Enable" "0: VLAN Tag Inverse Match is disabled,1: VLAN Tag Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2.--6. "OFS,Offset" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 1. "CT,Command Type" "0: Write operation,1: Read operation"
|
|
newline
|
|
bitfld.long 0x00 0. "OB,Operation Busy" "0: Operation Busy is disabled,1: Operation Busy is enabled"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "MAC_VLAN_TAG_DATA,MAC VLAN Tag Data"
|
|
bitfld.long 0x00 25.--27. "DMACHN,DMA Channel Number" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 24. "DMACHEN,DMA Channel Number Enable" "0: DMA Channel Number is disabled,1: DMA Channel Number is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "ERIVLT,Enable Inner VLAN Tag Comparison" "0: Inner VLAN tag comparison is disabled,1: Inner VLAN tag comparison is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "ERSVLM,Enable S-VLAN Match for received Frames" "0: Receive S-VLAN Match is disabled,1: Receive S-VLAN Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "DOVLTC,Disable VLAN Type Comparison" "0: VLAN type comparison is enabled,1: VLAN type comparison is disabled"
|
|
newline
|
|
bitfld.long 0x00 17. "ETV,12bits or 16bits VLAN comparison" "0: 16 bit VLAN comparison,1: 12 bit VLAN comparison"
|
|
newline
|
|
bitfld.long 0x00 16. "VEN,VLAN Tag Enable" "0: VLAN Tag is disabled,1: VLAN Tag is enabled"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "VID,VLAN Tag ID"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "MAC_VLAN_HASH_TABLE,MAC VLAN Hash Table"
|
|
hexmask.long.word 0x00 0.--15. 1. "VLHT,VLAN Hash Table This field contains the 16-bit VLAN Hash Table"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "MAC_VLAN_INCL,VLAN Tag Inclusion or Replacement"
|
|
rbitfld.long 0x00 31. "BUSY,Busy" "0: Busy status not detected,1: Busy status detected"
|
|
newline
|
|
bitfld.long 0x00 30. "RDWR,Read write control" "0: Read operation of indirect access,1: Write operation of indirect access"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "ADDR,Address" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "CBTI,Channel based tag insertion" "0: Channel based tag insertion is disabled,1: Channel based tag insertion is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "VLTI,VLAN Tag Input When this bit is set it indicates that the VLAN tag to be inserted or replaced in Tx packet should be taken from: - The Tx descriptor" "0: VLAN Tag Input is disabled,1: VLAN Tag Input is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "CSVL,C-VLAN or S-VLAN" "0: C-VLAN type (0x8100) is inserted or replaced,1: S-VLAN type (0x88A8) is inserted or replaced"
|
|
newline
|
|
bitfld.long 0x00 18. "VLP,VLAN Priority Control" "0: VLAN Priority Control is disabled,1: VLAN Priority Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "VLC,VLAN Tag Control in Transmit Packets" "0: No VLAN tag deletion insertion or replacement,1: VLAN tag deletion,2: VLAN tag insertion,3: VLAN tag replacement"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "VLT,VLAN Tag for Transmit Packets"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "MAC_INNER_VLAN_INCL,MAC Inner VLAN Tag Inclusion or Replacement"
|
|
bitfld.long 0x00 20. "VLTI,VLAN Tag Input When this bit is set it indicates that the VLAN tag to be inserted or replaced in Tx packet should be taken from: - The Tx descriptor" "0: VLAN Tag Input is disabled,1: VLAN Tag Input is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "CSVL,C-VLAN or S-VLAN" "0: C-VLAN type (0x8100) is inserted,1: S-VLAN type (0x88A8) is inserted"
|
|
newline
|
|
bitfld.long 0x00 18. "VLP,VLAN Priority Control" "0: VLAN Priority Control is disabled,1: VLAN Priority Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "VLC,VLAN Tag Control in Transmit Packets" "0: No VLAN tag deletion insertion or replacement,1: VLAN tag deletion,2: VLAN tag insertion,3: VLAN tag replacement"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "VLT,VLAN Tag for Transmit Packets"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "MAC_Q0_TX_FLOW_CTRL,MAC Q0 Tx Flow Control"
|
|
hexmask.long.word 0x00 16.--31. 1. "PT,Pause Time"
|
|
newline
|
|
bitfld.long 0x00 7. "DZPQ,Disable Zero-Quanta Pause" "0: Zero-Quanta Pause packet generation is enabled,1: Zero-Quanta Pause packet generation is disabled"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PLT,Pause Low Threshold" "0: Pause Time minus 4 Slot Times (PT -4 slot..,1: Pause Time minus 28 Slot Times (PT -28 slot..,2: Pause Time minus 36 Slot Times (PT -36 slot..,3: Pause Time minus 144 Slot Times (PT -144 slot..,4: Pause Time minus 256 Slot Times (PT -256 slot..,5: Pause Time minus 512 Slot Times (PT -512 slot..,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TFE,Transmit Flow Control Enable" "0: Transmit Flow Control is disabled,1: Transmit Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FCB_BPA,Flow Control Busy or Backpressure Activate" "0: Flow Control Busy or Backpressure Activate is..,1: Flow Control Busy or Backpressure Activate is.."
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "MAC_Q1_TX_FLOW_CTRL,MAC Q1 Tx Flow Control"
|
|
hexmask.long.word 0x00 16.--31. 1. "PT,Pause Time"
|
|
newline
|
|
bitfld.long 0x00 7. "DZPQ,Disable Zero-Quanta Pause" "0: Zero-Quanta Pause packet generation is enabled,1: Zero-Quanta Pause packet generation is disabled"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PLT,Pause Low Threshold" "0: Pause Time minus 4 Slot Times (PT -4 slot..,1: Pause Time minus 28 Slot Times (PT -28 slot..,2: Pause Time minus 36 Slot Times (PT -36 slot..,3: Pause Time minus 144 Slot Times (PT -144 slot..,4: Pause Time minus 256 Slot Times (PT -256 slot..,5: Pause Time minus 512 Slot Times (PT -512 slot..,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TFE,Transmit Flow Control Enable" "0: Transmit Flow Control is disabled,1: Transmit Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FCB_BPA,Flow Control Busy" "0: Flow Control Busy or Backpressure Activate is..,1: Flow Control Busy or Backpressure Activate is.."
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "MAC_Q2_TX_FLOW_CTRL,MAC Q2 Tx Flow Control"
|
|
hexmask.long.word 0x00 16.--31. 1. "PT,Pause Time"
|
|
newline
|
|
bitfld.long 0x00 7. "DZPQ,Disable Zero-Quanta Pause" "0: Zero-Quanta Pause packet generation is enabled,1: Zero-Quanta Pause packet generation is disabled"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PLT,Pause Low Threshold" "0: Pause Time minus 4 Slot Times (PT -4 slot..,1: Pause Time minus 28 Slot Times (PT -28 slot..,2: Pause Time minus 36 Slot Times (PT -36 slot..,3: Pause Time minus 144 Slot Times (PT -144 slot..,4: Pause Time minus 256 Slot Times (PT -256 slot..,5: Pause Time minus 512 Slot Times (PT -512 slot..,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TFE,Transmit Flow Control Enable" "0: Transmit Flow Control is disabled,1: Transmit Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FCB_BPA,Flow Control Busy" "0: Flow Control Busy or Backpressure Activate is..,1: Flow Control Busy or Backpressure Activate is.."
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "MAC_Q3_TX_FLOW_CTRL,MAC Q3 Tx Flow Control"
|
|
hexmask.long.word 0x00 16.--31. 1. "PT,Pause Time"
|
|
newline
|
|
bitfld.long 0x00 7. "DZPQ,Disable Zero-Quanta Pause" "0: Zero-Quanta Pause packet generation is enabled,1: Zero-Quanta Pause packet generation is disabled"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PLT,Pause Low Threshold" "0: Pause Time minus 4 Slot Times (PT -4 slot..,1: Pause Time minus 28 Slot Times (PT -28 slot..,2: Pause Time minus 36 Slot Times (PT -36 slot..,3: Pause Time minus 144 Slot Times (PT -144 slot..,4: Pause Time minus 256 Slot Times (PT -256 slot..,5: Pause Time minus 512 Slot Times (PT -512 slot..,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TFE,Transmit Flow Control Enable" "0: Transmit Flow Control is disabled,1: Transmit Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FCB_BPA,Flow Control Busy" "0: Flow Control Busy or Backpressure Activate is..,1: Flow Control Busy or Backpressure Activate is.."
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MAC_Q4_TX_FLOW_CTRL,MAC Q4 Tx Flow Control"
|
|
hexmask.long.word 0x00 16.--31. 1. "PT,Pause Time"
|
|
newline
|
|
bitfld.long 0x00 7. "DZPQ,Disable Zero-Quanta Pause" "0: Zero-Quanta Pause packet generation is enabled,1: Zero-Quanta Pause packet generation is disabled"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PLT,Pause Low Threshold" "0: Pause Time minus 4 Slot Times (PT -4 slot..,1: Pause Time minus 28 Slot Times (PT -28 slot..,2: Pause Time minus 36 Slot Times (PT -36 slot..,3: Pause Time minus 144 Slot Times (PT -144 slot..,4: Pause Time minus 256 Slot Times (PT -256 slot..,5: Pause Time minus 512 Slot Times (PT -512 slot..,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TFE,Transmit Flow Control Enable" "0: Transmit Flow Control is disabled,1: Transmit Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FCB_BPA,Flow Control Busy" "0: Flow Control Busy or Backpressure Activate is..,1: Flow Control Busy or Backpressure Activate is.."
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "MAC_RX_FLOW_CTRL,MAC Rx Flow Control"
|
|
bitfld.long 0x00 8. "PFCE,Priority Based Flow Control Enable" "0: Priority Based Flow Control is disabled,1: Priority Based Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "UP,Unicast Pause Packet Detect" "0: Unicast Pause Packet Detect disabled,1: Unicast Pause Packet Detect enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "RFE,Receive Flow Control Enable" "0: Receive Flow Control is disabled,1: Receive Flow Control is enabled"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "MAC_RXQ_CTRL4,Receive Queue Control 4"
|
|
bitfld.long 0x00 17.--19. "VFFQ,VLAN Tag Filter Fail Packets Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "VFFQE,VLAN Tag Filter Fail Packets Queuing Enable" "0: VLAN tag Filter Fail Packets Queuing is..,1: VLAN tag Filter Fail Packets Queuing is enabled"
|
|
newline
|
|
bitfld.long 0x00 9.--11. "MFFQ,Multicast Address Filter Fail Packets Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 8. "MFFQE,Multicast Address Filter Fail Packets Queuing Enable" "0: Multicast Address Filter Fail Packets Queuing..,1: Multicast Address Filter Fail Packets Queuing.."
|
|
newline
|
|
bitfld.long 0x00 1.--3. "UFFQ,Unicast Address Filter Fail Packets Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "UFFQE,Unicast Address Filter Fail Packets Queuing Enable" "0: Unicast Address Filter Fail Packets Queuing..,1: Unicast Address Filter Fail Packets Queuing.."
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "MAC_TXQ_PRTY_MAP0,Transmit Queue Priority Mapping 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. "PSTQ3,Priorities Selected in Transmit Queue 3 This bit is similar to the PSTQ0 bit"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "PSTQ2,Priorities Selected in Transmit Queue 2 This bit is similar to the PSTQ0 bit"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "PSTQ1,Priorities Selected in Transmit Queue 1 This bit is similar to the PSTQ0 bit"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "PSTQ0,Priorities Selected in Transmit Queue 0"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "MAC_TXQ_PRTY_MAP1,Transmit Queue Priority Mapping 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. "PSTQ4,Priorities Selected in Transmit Queue 4"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "MAC_RXQ_CTRL0,Receive Queue Control 0"
|
|
bitfld.long 0x00 8.--9. "RXQ4EN,Receive Queue 4 Enable This field is similar to the RXQ0EN field" "0: Queue not enabled,1: Queue enabled for AV,2: Queue enabled for DCB/Generic,?..."
|
|
newline
|
|
bitfld.long 0x00 6.--7. "RXQ3EN,Receive Queue 3 Enable This field is similar to the RXQ0EN field" "0: Queue not enabled,1: Queue enabled for AV,2: Queue enabled for DCB/Generic,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXQ2EN,Receive Queue 2 Enable This field is similar to the RXQ0EN field" "0: Queue not enabled,1: Queue enabled for AV,2: Queue enabled for DCB/Generic,?..."
|
|
newline
|
|
bitfld.long 0x00 2.--3. "RXQ1EN,Receive Queue 1 Enable This field is similar to the RXQ0EN field" "0: Queue not enabled,1: Queue enabled for AV,2: Queue enabled for DCB/Generic,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--1. "RXQ0EN,Receive Queue 0 Enable This field indicates whether Rx Queue 0 is enabled for AV or DCB" "0: Queue not enabled,1: Queue enabled for AV,2: Queue enabled for DCB/Generic,?..."
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "MAC_RXQ_CTRL1,Receive Queue Control 1"
|
|
bitfld.long 0x00 24.--26. "FPRQ,Frame Preemption Residue Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "TPQC,Tagged PTP over Ethernet Packets Queuing Control" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 21. "TACPQE,Tagged AV Control Packets Queuing Enable" "0: Tagged AV Control Packets Queuing is disabled,1: Tagged AV Control Packets Queuing is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "MCBCQEN,Multicast and Broadcast Queue Enable This bit specifies that Multicast or Broadcast packets routing to the Rx Queue is enabled and the Multicast or Broadcast packets must be routed to Rx Queue specified in MCBCQ field" "0: Multicast and Broadcast Queue is disabled,1: Multicast and Broadcast Queue is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "MCBCQ,Multicast and Broadcast Queue" "0: Receive Queue 0,1: Receive Queue 1,2: Receive Queue 2,3: Receive Queue 3,4: Receive Queue 4,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "UPQ,Untagged Packet Queue" "0: Receive Queue 0,1: Receive Queue 1,2: Receive Queue 2,3: Receive Queue 3,4: Receive Queue 4,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--10. "DCBCPQ,DCB Control Packets Queue" "0: Receive Queue 0,1: Receive Queue 1,2: Receive Queue 2,3: Receive Queue 3,4: Receive Queue 4,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PTPQ,PTP Packets Queue" "0: Receive Queue 0,1: Receive Queue 1,2: Receive Queue 2,3: Receive Queue 3,4: Receive Queue 4,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "AVCPQ,AV Untagged Control Packets Queue" "0: Receive Queue 0,1: Receive Queue 1,2: Receive Queue 2,3: Receive Queue 3,4: Receive Queue 4,?..."
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "MAC_RXQ_CTRL2,Receive Queue Control 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "PSRQ3,Priorities Selected in the Receive Queue 3"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "PSRQ2,Priorities Selected in the Receive Queue 2"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "PSRQ1,Priorities Selected in the Receive Queue 1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "PSRQ0,Priorities Selected in the Receive Queue 0"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "MAC_RXQ_CTRL3,Receive Queue Control 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. "PSRQ4,Priorities Selected in the Receive Queue 4"
|
|
rgroup.long 0xB0++0x03
|
|
line.long 0x00 "MAC_INTERRUPT_STATUS,Interrupt Status"
|
|
bitfld.long 0x00 20. "MFRIS,MMC FPE Receive Interrupt Status" "0: MMC FPE Receive Interrupt status not active,1: MMC FPE Receive Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 19. "MFTIS,MMC FPE Transmit Interrupt Status" "0: MMC FPE Transmit Interrupt status not active,1: MMC FPE Transmit Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 18. "MDIOIS,MDIO Interrupt Status" "0: MDIO Interrupt status not active,1: MDIO Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 17. "FPEIS,Frame Preemption Interrupt Status" "0: Frame Preemption Interrupt status not active,1: Frame Preemption Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 14. "RXSTSIS,Receive Status Interrupt" "0: Receive Interrupt status not active,1: Receive Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 13. "TXSTSIS,Transmit Status Interrupt" "0: Transmit Interrupt status not active,1: Transmit Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 12. "TSIS,Timestamp Interrupt Status" "0: Timestamp Interrupt status not active,1: Timestamp Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 11. "MMCRXIPIS,MMC Receive Checksum Offload Interrupt Status" "0: MMC Receive Checksum Offload Interrupt status..,1: MMC Receive Checksum Offload Interrupt status.."
|
|
newline
|
|
bitfld.long 0x00 10. "MMCTXIS,MMC Transmit Interrupt Status" "0: MMC Transmit Interrupt status not active,1: MMC Transmit Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 9. "MMCRXIS,MMC Receive Interrupt Status" "0: MMC Receive Interrupt status not active,1: MMC Receive Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 8. "MMCIS,MMC Interrupt Status" "0: MMC Interrupt status not active,1: MMC Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 5. "LPIIS,LPI Interrupt Status" "0: LPI Interrupt status not active,1: LPI Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 4. "PMTIS,PMT Interrupt Status" "0: PMT Interrupt status not active,1: PMT Interrupt status active"
|
|
newline
|
|
bitfld.long 0x00 3. "PHYIS,PHY Interrupt" "0: PHY Interrupt not detected,1: PHY Interrupt detected"
|
|
newline
|
|
bitfld.long 0x00 0. "RGSMIIIS,RGMII or SMII Interrupt Status" "0: RGMII or SMII Interrupt Status is not active,1: RGMII or SMII Interrupt Status is active"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "MAC_INTERRUPT_ENABLE,Interrupt Enable"
|
|
bitfld.long 0x00 18. "MDIOIE,MDIO Interrupt Enable When this bit is set it enables the assertion of the interrupt when MDIOIS field is set in the MAC_INTERRUPT_STATUS register" "0: MDIO Interrupt is disabled,1: MDIO Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "FPEIE,Frame Preemption Interrupt Enable When this bit is set it enables the assertion of the interrupt when FPEIS field is set in the MAC_INTERRUPT_STATUS" "0: Frame Preemption Interrupt is disabled,1: Frame Preemption Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "RXSTSIE,Receive Status Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[RXSTSIS]" "0: Receive Status Interrupt is disabled,1: Receive Status Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "TXSTSIE,Transmit Status Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[TXSTSIS]" "0: Timestamp Status Interrupt is disabled,1: Timestamp Status Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "TSIE,Timestamp Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[TSIS]" "0: Timestamp Interrupt is disabled,1: Timestamp Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "LPIIE,LPI Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[LPIIS]" "0: LPI Interrupt is disabled,1: LPI Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "PMTIE,PMT Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[PMTIS]" "0: PMT Interrupt is disabled,1: PMT Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PHYIE,PHY Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[PHYIS]" "0: PHY Interrupt is disabled,1: PHY Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "RGSMIIIE,RGMII or SMII Interrupt Enable When this bit is set it enables the assertion of the interrupt signal because of the setting of RGSMIIIS bit in MAC_INTERRUPT_STATUS register" "0: RGMII or SMII Interrupt is disabled,1: RGMII or SMII Interrupt is enabled"
|
|
rgroup.long 0xB8++0x03
|
|
line.long 0x00 "MAC_RX_TX_STATUS,Receive Transmit Status"
|
|
bitfld.long 0x00 8. "RWT,Receive Watchdog Timeout This bit is set when a packet with length greater than 2 048 bytes is received (10 240 bytes when Jumbo Packet mode is enabled) and the WD bit is reset in the MAC_CONFIGURATION register" "0: No receive watchdog timeout,1: Receive watchdog timed out"
|
|
newline
|
|
bitfld.long 0x00 5. "EXCOL,Excessive Collisions When the DTXSTS bit is set in the MAC_OPERATION_MODE register this bit indicates that the transmission aborted after 16 successive collisions while attempting to transmit the current packet" "0: No collision,1: Excessive collision is sensed"
|
|
newline
|
|
bitfld.long 0x00 4. "LCOL,Late Collision When the DTXSTS bit is set in the MAC_OPERATION_MODE register this bit indicates that the packet transmission aborted because a collision occurred after the collision window (64 bytes including Preamble in MII mode 512 bytes.." "0: No collision,1: Late collision is sensed"
|
|
newline
|
|
bitfld.long 0x00 3. "EXDEF,Excessive Deferral When the DTXSTS bit is set in the MAC_OPERATION_MODE register and the DC bit is set in the MAC_CONFIGURATION register this bit indicates that the transmission ended because of excessive deferral of over 24 288 bit times (155 680.." "0: No Excessive deferral,1: Excessive deferral"
|
|
newline
|
|
bitfld.long 0x00 2. "LCARR,Loss of Carrier When the DTXSTS bit is set in the MAC_OPERATION_MODE register this bit indicates that the loss of carrier occurred during packet transmission that is the phy_crs_i signal was inactive for one or more transmission clock periods.." "0: Carrier is present,1: Loss of carrier"
|
|
newline
|
|
bitfld.long 0x00 1. "NCARR,No Carrier When the DTXSTS bit is set in the MAC_OPERATION_MODE register this bit indicates that the carrier signal from the PHY is not present at the end of preamble transmission" "0: Carrier is present,1: No carrier"
|
|
newline
|
|
bitfld.long 0x00 0. "TJT,Transmit Jabber Timeout This bit indicates that the Transmit Jabber Timer expired which happens when the packet size exceeds 2 048 bytes (10 240 bytes when the Jumbo packet is enabled) and JD bit is reset in the MAC_CONFIGURATION register" "0: No Transmit Jabber Timeout,1: Transmit Jabber Timeout occurred"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "MAC_PMT_CONTROL_STATUS,PMT Control and Status"
|
|
bitfld.long 0x00 31. "RWKFILTRST,Remote Wake-Up Packet Filter Register Pointer Reset When this bit is set the remote wake-up packet filter register pointer is reset to 3'b000" "0: Remote Wake-Up Packet Filter Register Pointer..,1: Remote Wake-Up Packet Filter Register Pointer.."
|
|
newline
|
|
rbitfld.long 0x00 24.--28. "RWKPTR,Remote Wake-up FIFO Pointer This field gives the current value (0 to 7 15 or 31 when 4 8 or 16 Remote Wake-up Packet Filters are selected) of the Remote Wake-up Packet Filter register pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 10. "RWKPFE,Remote Wake-up Packet Forwarding Enable When this bit is set along with RWKPKTEN the MAC receiver drops all received frames until it receives the expected Wake-up frame" "0: Remote Wake-up Packet Forwarding is disabled,1: Remote Wake-up Packet Forwarding is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "GLBLUCAST,Global Unicast When this bit set any unicast packet filtered by the MAC (DAF) address recognition is detected as a remote wake-up packet" "0: Global unicast is disabled,1: Global unicast is enabled"
|
|
newline
|
|
rbitfld.long 0x00 6. "RWKPRCVD,Remote Wake-Up Packet Received When this bit is set it indicates that the power management event is generated because of the reception of a remote wake-up packet" "0: Remote wake-up packet is received,1: Remote wake-up packet is received"
|
|
newline
|
|
rbitfld.long 0x00 5. "MGKPRCVD,Magic Packet Received When this bit is set it indicates that the power management event is generated because of the reception of a magic packet" "0: No Magic packet is received,1: Magic packet is received"
|
|
newline
|
|
bitfld.long 0x00 2. "RWKPKTEN,Remote Wake-Up Packet Enable When this bit is set a power management event is generated when the MAC receives a remote wake-up packet" "0: Remote wake-up packet is disabled,1: Remote wake-up packet is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "MGKPKTEN,Magic Packet Enable When this bit is set a power management event is generated when the MAC receives a magic packet" "0: Magic Packet is disabled,1: Magic Packet is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PWRDWN,Power Down When this bit is set the MAC receiver drops all received packets until it receives the expected magic packet or remote wake-up packet" "0: Power down is disabled,1: Power down is enabled"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "MAC_RWK_PACKET_FILTER,Remote Wakeup Filter"
|
|
hexmask.long 0x00 0.--31. 1. "WKUPFRMFTR,RWK Packet Filter This field contains the various controls of RWK Packet filter"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "MAC_LPI_CONTROL_STATUS,LPI Control and Status"
|
|
bitfld.long 0x00 21. "LPITCSE,LPI Tx Clock Stop Enable When this bit is set the MAC asserts sbd_tx_clk_gating_ctrl_o signal high after it enters Tx LPI mode to indicate that the Tx clock to MAC can be stopped" "0: LPI Tx Clock Stop is disabled,1: LPI Tx Clock Stop is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "LPIATE,LPI Timer Enable This bit controls the automatic entry of the MAC Transmitter into and exit out of the LPI state" "0: LPI Timer is disabled,1: LPI Timer is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "LPITXA,LPI Tx Automate This bit controls the behavior of the MAC when it is entering or coming out of the LPI mode on the Transmit side" "0: LPI Tx Automate is disabled,1: LPI Tx Automate is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "PLSEN,PHY Link Status Enable This bit enables the link status received on the RGMII SGMII or SMII Receive paths to be used for activating the LPI LS TIMER" "0: PHY Link Status is disabled,1: PHY Link Status is enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "PLS,PHY Link Status This bit indicates the link status of the PHY" "0: link is down,1: link is okay (UP)"
|
|
newline
|
|
bitfld.long 0x00 16. "LPIEN,LPI Enable When this bit is set it instructs the MAC Transmitter to enter the LPI state" "0: LPI state is disabled,1: LPI state is enabled"
|
|
newline
|
|
rbitfld.long 0x00 9. "RLPIST,Receive LPI State When this bit is set it indicates that the MAC is receiving the LPI pattern on the GMII or MII interface" "0: Receive LPI state not detected,1: Receive LPI state detected"
|
|
newline
|
|
rbitfld.long 0x00 8. "TLPIST,Transmit LPI State When this bit is set it indicates that the MAC is transmitting the LPI pattern on the GMII or MII interface" "0: Transmit LPI state not detected,1: Transmit LPI state detected"
|
|
newline
|
|
rbitfld.long 0x00 3. "RLPIEX,Receive LPI Exit When this bit is set it indicates that the MAC Receiver has stopped receiving the LPI pattern on the GMII or MII interface exited the LPI state and resumed the normal reception" "0: Receive LPI exit not detected,1: Receive LPI exit detected"
|
|
newline
|
|
rbitfld.long 0x00 2. "RLPIEN,Receive LPI Entry When this bit is set it indicates that the MAC Receiver has received an LPI pattern and entered the LPI state" "0: Receive LPI entry not detected,1: Receive LPI entry detected"
|
|
newline
|
|
rbitfld.long 0x00 1. "TLPIEX,Transmit LPI Exit When this bit is set it indicates that the MAC transmitter exited the LPI state after the application cleared the LPIEN bit and the LPI TW Timer has expired" "0: Transmit LPI exit not detected,1: Transmit LPI exit detected"
|
|
newline
|
|
rbitfld.long 0x00 0. "TLPIEN,Transmit LPI Entry When this bit is set it indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit" "0: Transmit LPI entry not detected,1: Transmit LPI entry detected"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "MAC_LPI_TIMERS_CONTROL,LPI Timers Control"
|
|
hexmask.long.word 0x00 16.--25. 1. "LST,LPI LS Timer This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TWT,LPI TW Timer This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "MAC_LPI_ENTRY_TIMER,Tx LPI Entry Timer Control"
|
|
hexmask.long.tbyte 0x00 3.--19. 1. "LPIET,LPI Entry Timer This field specifies the time in microseconds the MAC waits to enter LPI mode after it has transmitted all the frames"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "MAC_ONEUS_TIC_COUNTER,One-microsecond Reference Timer"
|
|
hexmask.long.word 0x00 0.--11. 1. "TIC_1US_CNTR,1US TIC Counter The application must program this counter so that the number of clock cycles of CSR clock is 1us"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "MAC_PHYIF_CONTROL_STATUS,PHY Interface Control and Status"
|
|
rbitfld.long 0x00 19. "LNKSTS,Link Status This bit indicates whether the link is up (1'b1) or down (1'b0)" "0: Link down,1: Link up"
|
|
newline
|
|
rbitfld.long 0x00 17.--18. "LNKSPEED,Link Speed This bit indicates the current speed of the link" "0: bf_2500K,1: bf_25M,2: bf_125M,?..."
|
|
newline
|
|
rbitfld.long 0x00 16. "LNKMOD,Link Mode This bit indicates the current mode of operation of the link" "0: Half-duplex mode,1: Full-duplex mode"
|
|
newline
|
|
bitfld.long 0x00 1. "LUD,Link Up or Down This bit indicates whether the link is up or down during transmission of configuration in the RGMII SGMII or SMII interface" "0: Link down,1: Link up"
|
|
newline
|
|
bitfld.long 0x00 0. "TC,Transmit Configuration in RGMII SGMII or SMII When set this bit enables the transmission of duplex mode link speed and link up or down information to the PHY in the RGMII SMII or SGMII port" "0: Disable Transmit Configuration in RGMII SGMII..,1: Enable Transmit Configuration in RGMII SGMII.."
|
|
rgroup.long 0x110++0x03
|
|
line.long 0x00 "MAC_VERSION,MAC Version"
|
|
hexmask.long.byte 0x00 8.--15. 1. "USERVER,User-defined Version (8'h10)"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "SNPSVER,Synopsys-defined Version"
|
|
rgroup.long 0x114++0x03
|
|
line.long 0x00 "MAC_DEBUG,MAC Debug"
|
|
bitfld.long 0x00 17.--18. "TFCSTS,MAC Transmit Packet Controller Status This field indicates the state of the MAC Transmit Packet Controller module" "0: Idle state,1: Waiting for one of the following,2: Generating and transmitting a Pause control..,3: Transferring input packet for transmission"
|
|
newline
|
|
bitfld.long 0x00 16. "TPESTS,MAC GMII or MII Transmit Protocol Engine Status When this bit is set it indicates that the MAC GMII or MII transmit protocol engine is actively transmitting data and it is not in the Idle state" "0: MAC GMII or MII Transmit Protocol Engine..,1: MAC GMII or MII Transmit Protocol Engine.."
|
|
newline
|
|
bitfld.long 0x00 1.--2. "RFCFCSTS,MAC Receive Packet Controller FIFO Status When this bit is set this field indicates the active state of the small FIFO Read and Write controllers of the MAC Receive Packet Controller module" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 0. "RPESTS,MAC GMII or MII Receive Protocol Engine Status When this bit is set it indicates that the MAC GMII or MII receive protocol engine is actively receiving data and it is not in the Idle state" "0: MAC GMII or MII Receive Protocol Engine..,1: MAC GMII or MII Receive Protocol Engine.."
|
|
rgroup.long 0x11C++0x03
|
|
line.long 0x00 "MAC_HW_FEATURE0,Optional Features or Functions 0"
|
|
bitfld.long 0x00 28.--30. "ACTPHYSEL,Active PHY Selected When you have multiple PHY interfaces in your configuration this field indicates the sampled value of phy_intf_sel_i during reset de-assertion" "0: GMII or MII,1: RGMII,2: SGMII,3: TBI,4: RMII,5: RTBI,6: SMII,7: REVMIII"
|
|
newline
|
|
bitfld.long 0x00 27. "SAVLANINS,Source Address or VLAN Insertion Enable This bit is set to 1 when the Enable SA and VLAN Insertion on Tx option is selected" "0: Source Address or VLAN Insertion Enable..,1: Source Address or VLAN Insertion Enable.."
|
|
newline
|
|
bitfld.long 0x00 25.--26. "TSSTSSEL,Timestamp System Time Source This bit indicates the source of the Timestamp system time: This bit is set to 1 when the Enable IEEE 1588 Timestamp Support option is selected" "0: Internal,1: External,2: BOTH,?..."
|
|
newline
|
|
bitfld.long 0x00 24. "MACADR64SEL,MAC Addresses 64-127 Selected This bit is set to 1 when the Enable Additional 64 MAC Address Registers (64-127) option is selected" "0: MAC Addresses 64-127 Select option is not..,1: MAC Addresses 64-127 Select option is selected"
|
|
newline
|
|
bitfld.long 0x00 23. "MACADR32SEL,MAC Addresses 32-63 Selected This bit is set to 1 when the Enable Additional 32 MAC Address Registers (32-63) option is selected" "0: MAC Addresses 32-63 Select option is not..,1: MAC Addresses 32-63 Select option is selected"
|
|
newline
|
|
bitfld.long 0x00 18.--22. "ADDMACADRSEL,MAC Addresses 1-31 Selected This bit is set to 1 when the non-zero value is selected for Enable Additional 1-31 MAC Address Registers option" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 16. "RXCOESEL,Receive Checksum Offload Enabled This bit is set to 1 when the Enable Receive TCP/IP Checksum Check option is selected" "0: Receive Checksum Offload Enable option is not..,1: Receive Checksum Offload Enable option is.."
|
|
newline
|
|
bitfld.long 0x00 14. "TXCOESEL,Transmit Checksum Offload Enabled This bit is set to 1 when the Enable Transmit TCP/IP Checksum Insertion option is selected" "0: Transmit Checksum Offload Enable option is..,1: Transmit Checksum Offload Enable option is.."
|
|
newline
|
|
bitfld.long 0x00 13. "EEESEL,Energy Efficient Ethernet Enabled This bit is set to 1 when the Enable Energy Efficient Ethernet (EEE) option is selected" "0: Energy Efficient Ethernet Enable option is..,1: Energy Efficient Ethernet Enable option is.."
|
|
newline
|
|
bitfld.long 0x00 12. "TSSEL,IEEE 1588-2008 Timestamp Enabled This bit is set to 1 when the Enable IEEE 1588 Timestamp Support option is selected" "0: IEEE 1588-2008 Timestamp Enable option is not..,1: IEEE 1588-2008 Timestamp Enable option is.."
|
|
newline
|
|
bitfld.long 0x00 9. "ARPOFFSEL,ARP Offload Enabled This bit is set to 1 when the Enable IPv4 ARP Offload option is selected" "0: ARP Offload Enable option is not selected,1: ARP Offload Enable option is selected"
|
|
newline
|
|
bitfld.long 0x00 8. "MMCSEL,RMON Module Enable This bit is set to 1 when the Enable MAC Management Counters (MMC) option is selected" "0: RMON Module Enable option is not selected,1: RMON Module Enable option is selected"
|
|
newline
|
|
bitfld.long 0x00 7. "MGKSEL,PMT Magic Packet Enable This bit is set to 1 when the Enable Magic Packet Detection option is selected" "0: PMT Magic Packet Enable option is not selected,1: PMT Magic Packet Enable option is selected"
|
|
newline
|
|
bitfld.long 0x00 6. "RWKSEL,PMT Remote Wake-up Packet Enable This bit is set to 1 when the Enable Remote Wake-Up Packet Detection option is selected" "0: PMT Remote Wake-up Packet Enable option is..,1: PMT Remote Wake-up Packet Enable option is.."
|
|
newline
|
|
bitfld.long 0x00 5. "SMASEL,SMA (MDIO) Interface This bit is set to 1 when the Enable Station Management (MDIO Interface) option is selected" "0: SMA (MDIO) Interface not selected,1: SMA (MDIO) Interface selected"
|
|
newline
|
|
bitfld.long 0x00 4. "VLHASH,VLAN Hash Filter Selected This bit is set to 1 when the Enable VLAN Hash Table Based Filtering option is selected" "0: VLAN Hash Filter not selected,1: VLAN Hash Filter selected"
|
|
newline
|
|
bitfld.long 0x00 3. "PCSSEL,PCS Registers (TBI SGMII or RTBI PHY interface) This bit is set to 1 when the TBI SGMII or RTBI PHY interface option is selected" "0: No PCS Registers (TBI SGMII or RTBI PHY..,1: PCS Registers (TBI SGMII or RTBI PHY interface)"
|
|
newline
|
|
bitfld.long 0x00 2. "HDSEL,Half-duplex Support This bit is set to 1 when the half-duplex mode is selected" "0: No Half-duplex support,1: Half-duplex support"
|
|
newline
|
|
bitfld.long 0x00 1. "GMIISEL,1000 Mbps Support This bit is set to 1 when 1000 Mbps is selected as the Mode of Operation" "0: No 1000 Mbps support,1: 1000 Mbps support"
|
|
newline
|
|
bitfld.long 0x00 0. "MIISEL,10 or 100 Mbps Support This bit is set to 1 when 10/100 Mbps is selected as the Mode of Operation" "0: No 10 or 100 Mbps support,1: 10 or 100 Mbps support"
|
|
rgroup.long 0x120++0x03
|
|
line.long 0x00 "MAC_HW_FEATURE1,Optional Features or Functions 1"
|
|
bitfld.long 0x00 27.--30. "L3L4FNUM,Total number of L3 or L4 Filters This field indicates the total number of L3 or L4 filters" "0: No L3 or L4 Filter,1: 1 L3 or L4 Filter,2: 2 L3 or L4 Filters,3: 3 L3 or L4 Filters,4: 4 L3 or L4 Filters,5: 5 L3 or L4 Filters,6: 6 L3 or L4 Filters,7: 7 L3 or L4 Filters,8: 8 L3 or L4 Filters,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "HASHTBLSZ,Hash Table Size This field indicates the size of the hash table" "0: No hash table,1: bf_64,2: bf_128,3: bf_256"
|
|
newline
|
|
bitfld.long 0x00 23. "POUOST,One Step for PTP over UDP/IP Feature Enable This bit is set to 1 when the Enable One step timestamp for PTP over UDP/IP feature is selected" "0: One Step for PTP over UDP/IP Feature is not..,1: One Step for PTP over UDP/IP Feature is.."
|
|
newline
|
|
bitfld.long 0x00 21. "RAVSEL,Rx Side Only AV Feature Enable This bit is set to 1 when the Enable Audio Video Bridging option on Rx Side Only is selected" "0: Rx Side Only AV Feature is not selected,1: Rx Side Only AV Feature is selected"
|
|
newline
|
|
bitfld.long 0x00 20. "AVSEL,AV Feature Enable This bit is set to 1 when the Enable Audio Video Bridging option is selected" "0: AV Feature is not selected,1: AV Feature is selected"
|
|
newline
|
|
bitfld.long 0x00 19. "DBGMEMA,DMA Debug Registers Enable This bit is set to 1 when the Debug Mode Enable option is selected" "0: DMA Debug Registers option is not selected,1: DMA Debug Registers option is selected"
|
|
newline
|
|
bitfld.long 0x00 18. "TSOEN,TCP Segmentation Offload Enable This bit is set to 1 when the Enable TCP Segmentation Offloading for TCP/IP Packets option is selected" "0: TCP Segmentation Offload Feature is not..,1: TCP Segmentation Offload Feature is selected"
|
|
newline
|
|
bitfld.long 0x00 17. "SPHEN,Split Header Feature Enable This bit is set to 1 when the Enable Split Header Structure option is selected" "0: Split Header Feature is not selected,1: Split Header Feature is selected"
|
|
newline
|
|
bitfld.long 0x00 16. "DCBEN,DCB Feature Enable This bit is set to 1 when the Enable Data Center Bridging option is selected" "0: DCB Feature is not selected,1: DCB Feature is selected"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "ADDR64,Address Width" "0: bf_32,1: bf_40,2: bf_48,?..."
|
|
newline
|
|
bitfld.long 0x00 13. "ADVTHWORD,IEEE 1588 High Word Register Enable This bit is set to 1 when the Add IEEE 1588 Higher Word Register option is selected" "0: IEEE 1588 High Word Register option is not..,1: IEEE 1588 High Word Register option is selected"
|
|
newline
|
|
bitfld.long 0x00 12. "PTOEN,PTP Offload Enable This bit is set to 1 when the Enable PTP Timestamp Offload Feature is selected" "0: PTP Offload feature is not selected,1: PTP Offload feature is selected"
|
|
newline
|
|
bitfld.long 0x00 11. "OSTEN,One-Step Timestamping Enable This bit is set to 1 when the Enable One-Step Timestamp Feature is selected" "0: One-Step Timestamping feature is not selected,1: One-Step Timestamping feature is selected"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "TXFIFOSIZE,MTL Transmit FIFO Size This field contains the configured value of MTL Tx FIFO in bytes expressed as Log to base 2 minus 7 that is Log2(TXFIFO_SIZE) -7" "0: 128 bytes,1: 256 bytes,2: 512 bytes,3: 1024 bytes,4: 2048 bytes,5: 4096 bytes,6: 8192 bytes,7: 16384 bytes,8: bf_32KB,9: bf_64KB,10: bf_128KB,?..."
|
|
newline
|
|
bitfld.long 0x00 5. "SPRAM,Single Port RAM Enable This bit is set to 1 when the Use single port RAM Feature is selected" "0: Single Port RAM feature is not selected,1: Single Port RAM feature is selected"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "RXFIFOSIZE,MTL Receive FIFO Size This field contains the configured value of MTL Rx FIFO in bytes expressed as Log to base 2 minus 7 that is Log2(RXFIFO_SIZE) -7" "0: 128 bytes,1: 256 bytes,2: 512 bytes,3: 1024 bytes,4: 2048 bytes,5: 4096 bytes,6: 8192 bytes,7: 16384 bytes,8: bf_32KB,9: bf_64KB,10: bf_128KB,11: bf_256KB,?..."
|
|
rgroup.long 0x124++0x03
|
|
line.long 0x00 "MAC_HW_FEATURE2,Optional Features or Functions 2"
|
|
bitfld.long 0x00 28.--30. "AUXSNAPNUM,Number of Auxiliary Snapshot Inputs This field indicates the number of auxiliary snapshot inputs" "0: No auxiliary input,1: 1 auxiliary input,2: 2 auxiliary input,3: 3 auxiliary input,4: 4 auxiliary input,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PPSOUTNUM,Number of PPS Outputs This field indicates the number of PPS outputs" "0: No PPS output,1: 1 PPS output,2: 2 PPS output,3: 3 PPS output,4: 4 PPS output,?..."
|
|
newline
|
|
bitfld.long 0x00 18.--21. "TXCHCNT,Number of DMA Transmit Channels This field indicates the number of DMA Transmit channels" "0: 1 MTL Tx Channel,1: 2 MTL Tx Channels,2: 3 MTL Tx Channels,3: 4 MTL Tx Channels,4: 5 MTL Tx Channels,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RXCHCNT,Number of DMA Receive Channels This field indicates the number of DMA Receive channels" "0: 1 MTL Rx Channel,1: 2 MTL Rx Channels,2: 3 MTL Rx Channels,3: 4 MTL Rx Channels,4: 5 MTL Rx Channels,?..."
|
|
newline
|
|
bitfld.long 0x00 6.--9. "TXQCNT,Number of MTL Transmit Queues This field indicates the number of MTL Transmit queues" "0: 1 MTL Tx Queue,1: 2 MTL Tx Queues,2: 3 MTL Tx Queues,3: 4 MTL Tx Queues,4: 5 MTL Tx Queues,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "RXQCNT,Number of MTL Receive Queues This field indicates the number of MTL Receive queues" "0: 1 MTL Rx Queue,1: 2 MTL Rx Queues,2: 3 MTL Rx Queues,3: 4 MTL Rx Queues,4: 5 MTL Rx Queues,?..."
|
|
rgroup.long 0x128++0x03
|
|
line.long 0x00 "MAC_HW_FEATURE3,Optional Features or Functions 3"
|
|
bitfld.long 0x00 28.--29. "ASP,Automotive Safety Package Following are the encoding for the different Safety features" "0: No Safety features selected,1: Only ECC protection for external memory..,2: All the Automotive Safety features are..,3: All the Automotive Safety features are.."
|
|
newline
|
|
bitfld.long 0x00 27. "TBSSEL,Time Based Scheduling Enable This bit is set to 1 when the Time Based Scheduling feature is selected" "0: Time Based Scheduling Enable feature is not..,1: Time Based Scheduling Enable feature is.."
|
|
newline
|
|
bitfld.long 0x00 26. "FPESEL,Frame Preemption Enable This bit is set to 1 when the Enable Frame preemption feature is selected" "0: Frame Preemption Enable feature is not selected,1: Frame Preemption Enable feature is selected"
|
|
newline
|
|
bitfld.long 0x00 20.--21. "ESTWID,Width of the Time Interval field in the Gate Control List This field indicates the width of the Configured Time Interval Field" "0: Width not configured,1: WIDTH16,2: WIDTH20,3: WIDTH24"
|
|
newline
|
|
bitfld.long 0x00 17.--19. "ESTDEP,Depth of the Gate Control List This field indicates the depth of Gate Control list expressed as Log2(DWC_EQOS_EST_DEP)-5" "0: No Depth configured,1: DEPTH64,2: DEPTH128,3: DEPTH256,4: DEPTH512,5: DEPTH1024,?..."
|
|
newline
|
|
bitfld.long 0x00 16. "ESTSEL,Enhancements to Scheduling Traffic Enable This bit is set to 1 when the Enable Enhancements to Scheduling Traffic feature is selected" "0: Enable Enhancements to Scheduling Traffic..,1: Enable Enhancements to Scheduling Traffic.."
|
|
newline
|
|
bitfld.long 0x00 13.--14. "FRPES,Flexible Receive Parser Table Entries size This field indicates the Max Number of Parser Entries supported by Flexible Receive Parser" "0: 64 Entries,1: 128 Entries,2: 256 Entries,?..."
|
|
newline
|
|
bitfld.long 0x00 11.--12. "FRPBS,Flexible Receive Parser Buffer size This field indicates the supported Max Number of bytes of the packet data to be Parsed by Flexible Receive Parser" "0: bf_64BYTES,1: bf_128BYTES,2: bf_256BYTES,?..."
|
|
newline
|
|
bitfld.long 0x00 10. "FRPSEL,Flexible Receive Parser Selected This bit is set to 1 when the Enable Flexible Programmable Receive Parser option is selected" "0: Flexible Receive Parser feature is not selected,1: Flexible Receive Parser feature is selected"
|
|
newline
|
|
bitfld.long 0x00 9. "PDUPSEL,Broadcast/Multicast Packet Duplication This bit is set to 1 when the Broadcast/Multicast Packet Duplication feature is selected" "0: Broadcast/Multicast Packet Duplication..,1: Broadcast/Multicast Packet Duplication.."
|
|
newline
|
|
bitfld.long 0x00 5. "DVLAN,Double VLAN Tag Processing Selected This bit is set to 1 when the Enable Double VLAN Processing Feature is selected" "0: Double VLAN option is not selected,1: Double VLAN option is selected"
|
|
newline
|
|
bitfld.long 0x00 4. "CBTISEL,Queue/Channel based VLAN tag insertion on Tx Enable This bit is set to 1 when the Enable Queue/Channel based VLAN tag insertion on Tx Feature is selected" "0: Enable Queue/Channel based VLAN tag insertion..,1: Enable Queue/Channel based VLAN tag insertion.."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "NRVF,Number of Extended VLAN Tag Filters Enabled This field indicates the Number of Extended VLAN Tag Filters selected" "0: No Extended Rx VLAN Filters,1: 4 Extended Rx VLAN Filters,2: 8 Extended Rx VLAN Filters,3: 16 Extended Rx VLAN Filters,4: 24 Extended Rx VLAN Filters,5: 32 Extended Rx VLAN Filters,?..."
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "MAC_MDIO_ADDRESS,MDIO Address"
|
|
bitfld.long 0x00 27. "PSE,Preamble Suppression Enable When this bit is set the SMA suppresses the 32-bit preamble and transmits MDIO frames with only 1 preamble bit" "0: Preamble Suppression disabled,1: Preamble Suppression enabled"
|
|
newline
|
|
bitfld.long 0x00 26. "BTB,Back to Back transactions When this bit is set and the NTC has value greater than 0 then the MAC informs the completion of a read or write command at the end of frame transfer (before the trailing clocks are transmitted)" "0: Back to Back transactions disabled,1: Back to Back transactions enabled"
|
|
newline
|
|
bitfld.long 0x00 21.--25. "PA,Physical Layer Address This field indicates which Clause 22 PHY devices (out of 32 devices) the MAC is accessing" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "RDA,Register/Device Address These bits select the PHY register in selected Clause 22 PHY device" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "NTC,Number of Trailing Clocks This field controls the number of trailing clock cycles generated on gmii_mdc_o (MDC) after the end of transmission of MDIO frame" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "CR,CSR Clock Range The CSR Clock Range selection determines the frequency of the MDC clock according to the CSR clock frequency used in your design" "0: CSR clock = 60-100 MHz MDC clock = CSR clock/42,1: CSR clock = 100-150 MHz MDC clock = CSR..,2: CSR clock = 20-35 MHz MDC clock = CSR clock/16,3: CSR clock = 35-60 MHz MDC clock = CSR clock/26,4: CSR clock = 150-250 MHz MDC clock = CSR..,5: CSR clock = 250-300 MHz MDC clock = CSR..,6: CSR clock = 300-500 MHz MDC clock = CSR..,7: CSR clock = 500-800 MHz MDC clock = CSR,?,?,?,11: 0) ensures that the MDC clock is approximately,?..."
|
|
newline
|
|
bitfld.long 0x00 4. "SKAP,Skip Address Packet When this bit is set the SMA does not send the address packets before read write or post-read increment address packets" "0: Skip Address Packet is disabled,1: Skip Address Packet is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "GOC_1,GMII Operation Command 1 This bit is higher bit of the operation command to the PHY or RevMII GOC_1 and GOC_O is encoded as follows" "0: GMII Operation Command 1 is disabled,1: GMII Operation Command 1 is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "GOC_0,GMII Operation Command 0 This is the lower bit of the operation command to the PHY or RevMII" "0: GMII Operation Command 0 is disabled,1: GMII Operation Command 0 is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "C45E,Clause 45 PHY Enable When this bit is set Clause 45 capable PHY is connected to MDIO" "0: Clause 45 PHY is disabled,1: Clause 45 PHY is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "GB,GMII Busy The application sets this bit to instruct the SMA to initiate a Read or Write access to the MDIO slave" "0: GMII Busy is disabled,1: GMII Busy is enabled"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "MAC_MDIO_DATA,MAC MDIO Data"
|
|
hexmask.long.word 0x00 16.--31. 1. "RA,Register Address This field is valid only when C45E is set"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "GD,GMII Data This field contains the 16-bit data value read from the PHY or RevMII after a Management Read operation or the 16-bit data value to be written to the PHY or RevMII before a Management Write operation"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "MAC_CSR_SW_CTRL,CSR Software Control"
|
|
bitfld.long 0x00 0. "RCWE,Register Clear on Write 1 Enable When this bit is set the access mode of some register fields changes to Clear on Write 1 the application needs to set that respective bit to 1 to clear it" "0: Register Clear on Write 1 is disabled,1: Register Clear on Write 1 is enabled"
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "MAC_FPE_CTRL_STS,Frame Preemption Control"
|
|
bitfld.long 0x00 19. "TRSP,Transmitted Respond Frame Set when a Respond mPacket is transmitted (triggered by setting SRSP field)" "0: Not transmitted Respond Frame,1: transmitted Respond Frame"
|
|
newline
|
|
bitfld.long 0x00 18. "TVER,Transmitted Verify Frame Set when a Verify mPacket is transmitted (triggered by setting SVER field)" "0: Not transmitted Verify Frame,1: transmitted Verify Frame"
|
|
newline
|
|
bitfld.long 0x00 17. "RRSP,Received Respond Frame Set when a Respond mPacket is received" "0: Not received Respond Frame,1: Received Respond Frame"
|
|
newline
|
|
bitfld.long 0x00 16. "RVER,Received Verify Frame Set when a Verify mPacket is received" "0: Not received Verify Frame,1: Received Verify Frame"
|
|
newline
|
|
bitfld.long 0x00 3. "S1_SET_0,Synopsys Reserved Must be set to 0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "SRSP,Send Respond mPacket When set indicates hardware to send a Respond mPacket" "0: Send Respond mPacket is disabled,1: Send Respond mPacket is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "SVER,Send Verify mPacket When set indicates hardware to send a verify mPacket" "0: Send Verify mPacket is disabled,1: Send Verify mPacket is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "EFPE,Enable Tx Frame Preemption When set Frame Preemption Tx functionality is enabled" "0: Tx Frame Preemption is disabled,1: Tx Frame Preemption is enabled"
|
|
rgroup.long 0x240++0x03
|
|
line.long 0x00 "MAC_PRESN_TIME_NS,32-bit Binary Rollover Equivalent Time"
|
|
hexmask.long 0x00 0.--31. 1. "MPTN,MAC 1722 Presentation Time in ns These bits indicate the value of the 32-bit binary rollover equivalent time of the PTP System Time in ns"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "MAC_PRESN_TIME_UPDT,MAC 1722 Presentation Time"
|
|
hexmask.long 0x00 0.--31. 1. "MPTU,MAC 1722 Presentation Time Update This field holds the init value or the update value for the presentation time"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "MAC_ADDRESS0_HIGH,MAC Address0 High"
|
|
rbitfld.long 0x00 31. "AE,Address Enable This bit is always set to 1" "0: INVALID,1: This bit is always set to 1"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address0 content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC Address0[47:32] This field contains the upper 16 bits [47:32] of the first 6-byte MAC address"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "MAC_ADDRESS0_LOW,MAC Address0 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC Address0[31:0] This field contains the lower 32 bits of the first 6-byte MAC address"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "MAC_ADDRESS1_HIGH,MAC Address1 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "MAC_ADDRESS1_LOW,MAC Address1 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "MAC_ADDRESS2_HIGH,MAC Address2 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "MAC_ADDRESS2_LOW,MAC Address2 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "MAC_ADDRESS3_HIGH,MAC Address3 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "MAC_ADDRESS3_LOW,MAC Address3 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "MAC_ADDRESS4_HIGH,MAC Address4 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "MAC_ADDRESS4_LOW,MAC Address4 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "MAC_ADDRESS5_HIGH,MAC Address5 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "MAC_ADDRESS5_LOW,MAC Address5 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "MAC_ADDRESS6_HIGH,MAC Address6 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "MAC_ADDRESS6_LOW,MAC Address6 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "MAC_ADDRESS7_HIGH,MAC Address7 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "MAC_ADDRESS7_LOW,MAC Address7 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "MAC_ADDRESS8_HIGH,MAC Address8 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "MAC_ADDRESS8_LOW,MAC Address8 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "MAC_ADDRESS9_HIGH,MAC Address9 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "MAC_ADDRESS9_LOW,MAC Address9 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "MAC_ADDRESS10_HIGH,MAC Address10 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "MAC_ADDRESS10_LOW,MAC Address10 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "MAC_ADDRESS11_HIGH,MAC Address11 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "MAC_ADDRESS11_LOW,MAC Address11 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "MAC_ADDRESS12_HIGH,MAC Address12 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "MAC_ADDRESS12_LOW,MAC Address12 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "MAC_ADDRESS13_HIGH,MAC Address13 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "MAC_ADDRESS13_LOW,MAC Address13 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "MAC_ADDRESS14_HIGH,MAC Address14 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "MAC_ADDRESS14_LOW,MAC Address14 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "MAC_ADDRESS15_HIGH,MAC Address15 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "MAC_ADDRESS15_LOW,MAC Address15 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "MAC_ADDRESS16_HIGH,MAC Address16 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "MAC_ADDRESS16_LOW,MAC Address16 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "MAC_ADDRESS17_HIGH,MAC Address17 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "MAC_ADDRESS17_LOW,MAC Address17 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "MAC_ADDRESS18_HIGH,MAC Address18 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "MAC_ADDRESS18_LOW,MAC Address18 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "MAC_ADDRESS19_HIGH,MAC Address19 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "MAC_ADDRESS19_LOW,MAC Address19 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "MAC_ADDRESS20_HIGH,MAC Address20 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "MAC_ADDRESS20_LOW,MAC Address20 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "MAC_ADDRESS21_HIGH,MAC Address21 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "MAC_ADDRESS21_LOW,MAC Address21 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "MAC_ADDRESS22_HIGH,MAC Address22 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "MAC_ADDRESS22_LOW,MAC Address22 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "MAC_ADDRESS23_HIGH,MAC Address23 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "MAC_ADDRESS23_LOW,MAC Address23 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "MAC_ADDRESS24_HIGH,MAC Address24 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "MAC_ADDRESS24_LOW,MAC Address24 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "MAC_ADDRESS25_HIGH,MAC Address25 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "MAC_ADDRESS25_LOW,MAC Address25 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "MAC_ADDRESS26_HIGH,MAC Address26 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "MAC_ADDRESS26_LOW,MAC Address26 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "MAC_ADDRESS27_HIGH,MAC Address27 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "MAC_ADDRESS27_LOW,MAC Address27 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "MAC_ADDRESS28_HIGH,MAC Address28 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "MAC_ADDRESS28_LOW,MAC Address28 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "MAC_ADDRESS29_HIGH,MAC Address29 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "MAC_ADDRESS29_LOW,MAC Address29 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "MAC_ADDRESS30_HIGH,MAC Address30 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "MAC_ADDRESS30_LOW,MAC Address30 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "MAC_ADDRESS31_HIGH,MAC Address31 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the address filter module uses the second MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "SA,Source Address When this bit is set the MAC ADDRESS1[47:0] is used to compare with the SA fields of the received packet" "0: Compare with Destination Address,1: Compare with Source Address"
|
|
newline
|
|
bitfld.long 0x00 24.--29. "MBC,Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DCS,DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION register is not set: This field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address(#i) content is routed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32] of the second 6-byte MAC address"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "MAC_ADDRESS31_LOW,MAC Address31 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS1 [31:0] This field contains the lower 32 bits of second 6-byte MAC address"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "MAC_ADDRESS32_HIGH,MAC Address32 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "MAC_ADDRESS32_LOW,MAC Address32 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "MAC_ADDRESS33_HIGH,MAC Address33 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "MAC_ADDRESS33_LOW,MAC Address33 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "MAC_ADDRESS34_HIGH,MAC Address34 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "MAC_ADDRESS34_LOW,MAC Address34 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "MAC_ADDRESS35_HIGH,MAC Address35 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "MAC_ADDRESS35_LOW,MAC Address35 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "MAC_ADDRESS36_HIGH,MAC Address36 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "MAC_ADDRESS36_LOW,MAC Address36 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "MAC_ADDRESS37_HIGH,MAC Address37 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "MAC_ADDRESS37_LOW,MAC Address37 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "MAC_ADDRESS38_HIGH,MAC Address38 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "MAC_ADDRESS38_LOW,MAC Address38 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "MAC_ADDRESS39_HIGH,MAC Address39 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "MAC_ADDRESS39_LOW,MAC Address39 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "MAC_ADDRESS40_HIGH,MAC Address40 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "MAC_ADDRESS40_LOW,MAC Address40 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "MAC_ADDRESS41_HIGH,MAC Address41 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "MAC_ADDRESS41_LOW,MAC Address41 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "MAC_ADDRESS42_HIGH,MAC Address42 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "MAC_ADDRESS42_LOW,MAC Address42 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "MAC_ADDRESS43_HIGH,MAC Address43 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "MAC_ADDRESS43_LOW,MAC Address43 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "MAC_ADDRESS44_HIGH,MAC Address44 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "MAC_ADDRESS44_LOW,MAC Address44 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "MAC_ADDRESS45_HIGH,MAC Address45 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "MAC_ADDRESS45_LOW,MAC Address45 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "MAC_ADDRESS46_HIGH,MAC Address46 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "MAC_ADDRESS46_LOW,MAC Address46 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x478++0x03
|
|
line.long 0x00 "MAC_ADDRESS47_HIGH,MAC Address47 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x47C++0x03
|
|
line.long 0x00 "MAC_ADDRESS47_LOW,MAC Address47 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x480++0x03
|
|
line.long 0x00 "MAC_ADDRESS48_HIGH,MAC Address48 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x484++0x03
|
|
line.long 0x00 "MAC_ADDRESS48_LOW,MAC Address48 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x488++0x03
|
|
line.long 0x00 "MAC_ADDRESS49_HIGH,MAC Address49 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x48C++0x03
|
|
line.long 0x00 "MAC_ADDRESS49_LOW,MAC Address49 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x490++0x03
|
|
line.long 0x00 "MAC_ADDRESS50_HIGH,MAC Address50 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x494++0x03
|
|
line.long 0x00 "MAC_ADDRESS50_LOW,MAC Address50 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x498++0x03
|
|
line.long 0x00 "MAC_ADDRESS51_HIGH,MAC Address51 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x49C++0x03
|
|
line.long 0x00 "MAC_ADDRESS51_LOW,MAC Address51 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4A0++0x03
|
|
line.long 0x00 "MAC_ADDRESS52_HIGH,MAC Address52 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4A4++0x03
|
|
line.long 0x00 "MAC_ADDRESS52_LOW,MAC Address52 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4A8++0x03
|
|
line.long 0x00 "MAC_ADDRESS53_HIGH,MAC Address53 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4AC++0x03
|
|
line.long 0x00 "MAC_ADDRESS53_LOW,MAC Address53 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4B0++0x03
|
|
line.long 0x00 "MAC_ADDRESS54_HIGH,MAC Address54 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4B4++0x03
|
|
line.long 0x00 "MAC_ADDRESS54_LOW,MAC Address54 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4B8++0x03
|
|
line.long 0x00 "MAC_ADDRESS55_HIGH,MAC Address55 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4BC++0x03
|
|
line.long 0x00 "MAC_ADDRESS55_LOW,MAC Address55 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4C0++0x03
|
|
line.long 0x00 "MAC_ADDRESS56_HIGH,MAC Address56 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4C4++0x03
|
|
line.long 0x00 "MAC_ADDRESS56_LOW,MAC Address56 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4C8++0x03
|
|
line.long 0x00 "MAC_ADDRESS57_HIGH,MAC Address57 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4CC++0x03
|
|
line.long 0x00 "MAC_ADDRESS57_LOW,MAC Address57 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4D0++0x03
|
|
line.long 0x00 "MAC_ADDRESS58_HIGH,MAC Address58 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4D4++0x03
|
|
line.long 0x00 "MAC_ADDRESS58_LOW,MAC Address58 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4D8++0x03
|
|
line.long 0x00 "MAC_ADDRESS59_HIGH,MAC Address59 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4DC++0x03
|
|
line.long 0x00 "MAC_ADDRESS59_LOW,MAC Address59 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4E0++0x03
|
|
line.long 0x00 "MAC_ADDRESS60_HIGH,MAC Address60 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4E4++0x03
|
|
line.long 0x00 "MAC_ADDRESS60_LOW,MAC Address60 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4E8++0x03
|
|
line.long 0x00 "MAC_ADDRESS61_HIGH,MAC Address61 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4EC++0x03
|
|
line.long 0x00 "MAC_ADDRESS61_LOW,MAC Address61 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4F0++0x03
|
|
line.long 0x00 "MAC_ADDRESS62_HIGH,MAC Address62 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4F4++0x03
|
|
line.long 0x00 "MAC_ADDRESS62_LOW,MAC Address62 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x4F8++0x03
|
|
line.long 0x00 "MAC_ADDRESS63_HIGH,MAC Address63 High"
|
|
bitfld.long 0x00 31. "AE,Address Enable When this bit is set the Address filter module uses the 33rd MAC address for perfect filtering" "0: Address is ignored,1: Address is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DCS,DMA Channel Select This field contains the DMA Channel number to which an Rx packet whose DA matches the MAC ADDRESS32 content is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "ADDRHI,MAC ADDRESS32 [47:32] This field contains the upper 16 bits (47:32) of the 33rd 6-byte MAC address"
|
|
group.long 0x4FC++0x03
|
|
line.long 0x00 "MAC_ADDRESS63_LOW,MAC Address63 Low"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRLO,MAC ADDRESS32 [31:0] This field contains the lower 32 bits of the 33rd 6-byte MAC address"
|
|
group.long 0x700++0x03
|
|
line.long 0x00 "MAC_MMC_CONTROL,MMC Control"
|
|
bitfld.long 0x00 8. "UCDBC,Update MMC Counters for Dropped Broadcast Packets Note: The CNTRST bit has a higher priority than the CNTPRST bit" "0: Update MMC Counters for Dropped Broadcast..,1: Update MMC Counters for Dropped Broadcast.."
|
|
newline
|
|
bitfld.long 0x00 5. "CNTPRSTLVL,Full-Half Preset When this bit is low and the CNTPRST bit is set all MMC counters get preset to almost-half value" "0: Full-Half Preset is disabled,1: Full-Half Preset is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "CNTPRST,Counters Preset When this bit is set all counters are initialized or preset to almost full or almost half according to the CNTPRSTLVL bit" "0: Counters Preset is disabled,1: Counters Preset is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "CNTFREEZ,MMC Counter Freeze When this bit is set it freezes all MMC counters to their current value" "0: MMC Counter Freeze is disabled,1: MMC Counter Freeze is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "RSTONRD,Reset on Read When this bit is set the MMC counters are reset to zero after Read (self-clearing after reset)" "0: Reset on Read is disabled,1: Reset on Read is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "CNTSTOPRO,Counter Stop Rollover When this bit is set the counter does not roll over to zero after reaching the maximum value" "0: Counter Stop Rollover is disabled,1: Counter Stop Rollover is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "CNTRST,Counters Reset When this bit is set all counters are reset" "0: Counters are not reset,1: All counters are reset"
|
|
rgroup.long 0x704++0x03
|
|
line.long 0x00 "MAC_MMC_RX_INTERRUPT,MMC Rx Interrupt"
|
|
bitfld.long 0x00 27. "RXLPITRCIS,MMC Receive LPI transition counter interrupt status This bit is set when the Rx_LPI_Tran_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Receive LPI transition Counter Interrupt..,1: MMC Receive LPI transition Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 26. "RXLPIUSCIS,MMC Receive LPI microsecond counter interrupt status This bit is set when the Rx_LPI_USEC_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Receive LPI microsecond Counter Interrupt..,1: MMC Receive LPI microsecond Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 25. "RXCTRLPIS,MMC Receive Control Packet Counter Interrupt Status This bit is set when the rxctrlpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Control Packet Counter Interrupt..,1: MMC Receive Control Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 24. "RXRCVERRPIS,MMC Receive Error Packet Counter Interrupt Status This bit is set when the rxrcverror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Error Packet Counter Interrupt..,1: MMC Receive Error Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 23. "RXWDOGPIS,MMC Receive Watchdog Error Packet Counter Interrupt Status This bit is set when the rxwatchdog error counter reaches half of the maximum value or the maximum value" "0: MMC Receive Watchdog Error Packet Counter..,1: MMC Receive Watchdog Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 22. "RXVLANGBPIS,MMC Receive VLAN Good Bad Packet Counter Interrupt Status This bit is set when the rxvlanpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive VLAN Good Bad Packet Counter..,1: MMC Receive VLAN Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 21. "RXFOVPIS,MMC Receive FIFO Overflow Packet Counter Interrupt Status This bit is set when the rxfifooverflow counter reaches half of the maximum value or the maximum value" "0: MMC Receive FIFO Overflow Packet Counter..,1: MMC Receive FIFO Overflow Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 20. "RXPAUSPIS,MMC Receive Pause Packet Counter Interrupt Status This bit is set when the rxpausepackets counter reaches half of the maximum value or the maximum value" "0: MMC Receive Pause Packet Counter Interrupt..,1: MMC Receive Pause Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 19. "RXORANGEPIS,MMC Receive Out Of Range Error Packet Counter Interrupt Status" "0: MMC Receive Out Of Range Error Packet Counter..,1: MMC Receive Out Of Range Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 18. "RXLENERPIS,MMC Receive Length Error Packet Counter Interrupt Status This bit is set when the rxlengtherror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Length Error Packet Counter..,1: MMC Receive Length Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 17. "RXUCGPIS,MMC Receive Unicast Good Packet Counter Interrupt Status This bit is set when the rxunicastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Unicast Good Packet Counter..,1: MMC Receive Unicast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 16. "RX1024TMAXOCTGBPIS,MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 1024 to Maximum Octet Good Bad..,1: MMC Receive 1024 to Maximum Octet Good Bad.."
|
|
newline
|
|
bitfld.long 0x00 15. "RX512T1023OCTGBPIS,MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 512 to 1023 Octet Good Bad Packet..,1: MMC Receive 512 to 1023 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 14. "RX256T511OCTGBPIS,MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 256 to 511 Octet Good Bad Packet..,1: MMC Receive 256 to 511 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 13. "RX128T255OCTGBPIS,MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 128 to 255 Octet Good Bad Packet..,1: MMC Receive 128 to 255 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 12. "RX65T127OCTGBPIS,MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 65 to 127 Octet Good Bad Packet..,1: MMC Receive 65 to 127 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 11. "RX64OCTGBPIS,MMC Receive 64 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx64octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 64 Octet Good Bad Packet Counter..,1: MMC Receive 64 Octet Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 10. "RXOSIZEGPIS,MMC Receive Oversize Good Packet Counter Interrupt Status This bit is set when the rxoversize_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Oversize Good Packet Counter..,1: MMC Receive Oversize Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 9. "RXUSIZEGPIS,MMC Receive Undersize Good Packet Counter Interrupt Status This bit is set when the rxundersize_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Undersize Good Packet Counter..,1: MMC Receive Undersize Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 8. "RXJABERPIS,MMC Receive Jabber Error Packet Counter Interrupt Status This bit is set when the rxjabbererror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Jabber Error Packet Counter..,1: MMC Receive Jabber Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 7. "RXRUNTPIS,MMC Receive Runt Packet Counter Interrupt Status This bit is set when the rxrunterror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Runt Packet Counter Interrupt..,1: MMC Receive Runt Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 6. "RXALGNERPIS,MMC Receive Alignment Error Packet Counter Interrupt Status This bit is set when the rxalignmenterror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Alignment Error Packet Counter..,1: MMC Receive Alignment Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 5. "RXCRCERPIS,MMC Receive CRC Error Packet Counter Interrupt Status This bit is set when the rxcrcerror counter reaches half of the maximum value or the maximum value" "0: MMC Receive CRC Error Packet Counter..,1: MMC Receive CRC Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 4. "RXMCGPIS,MMC Receive Multicast Good Packet Counter Interrupt Status This bit is set when the rxmulticastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Multicast Good Packet Counter..,1: MMC Receive Multicast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 3. "RXBCGPIS,MMC Receive Broadcast Good Packet Counter Interrupt Status This bit is set when the rxbroadcastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Broadcast Good Packet Counter..,1: MMC Receive Broadcast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 2. "RXGOCTIS,MMC Receive Good Octet Counter Interrupt Status This bit is set when the rxoctetcount_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Good Octet Counter Interrupt..,1: MMC Receive Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 1. "RXGBOCTIS,MMC Receive Good Bad Octet Counter Interrupt Status This bit is set when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive Good Bad Octet Counter Interrupt..,1: MMC Receive Good Bad Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 0. "RXGBPKTIS,MMC Receive Good Bad Packet Counter Interrupt Status This bit is set when the rxpacketcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive Good Bad Packet Counter Interrupt..,1: MMC Receive Good Bad Packet Counter Interrupt.."
|
|
rgroup.long 0x708++0x03
|
|
line.long 0x00 "MAC_MMC_TX_INTERRUPT,MMC Tx Interrupt"
|
|
bitfld.long 0x00 27. "TXLPITRCIS,MMC Transmit LPI transition counter interrupt status This bit is set when the Tx_LPI_Tran_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Transmit LPI transition Counter Interrupt..,1: MMC Transmit LPI transition Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 26. "TXLPIUSCIS,MMC Transmit LPI microsecond counter interrupt status This bit is set when the Tx_LPI_USEC_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Transmit LPI microsecond Counter..,1: MMC Transmit LPI microsecond Counter.."
|
|
newline
|
|
bitfld.long 0x00 25. "TXOSIZEGPIS,MMC Transmit Oversize Good Packet Counter Interrupt Status This bit is set when the txoversize_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Oversize Good Packet Counter..,1: MMC Transmit Oversize Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 24. "TXVLANGPIS,MMC Transmit VLAN Good Packet Counter Interrupt Status This bit is set when the txvlanpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit VLAN Good Packet Counter..,1: MMC Transmit VLAN Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 23. "TXPAUSPIS,MMC Transmit Pause Packet Counter Interrupt Status This bit is set when the txpausepacketserror counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Pause Packet Counter Interrupt..,1: MMC Transmit Pause Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 22. "TXEXDEFPIS,MMC Transmit Excessive Deferral Packet Counter Interrupt Status This bit is set when the txexcessdef counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Excessive Deferral Packet..,1: MMC Transmit Excessive Deferral Packet.."
|
|
newline
|
|
bitfld.long 0x00 21. "TXGPKTIS,MMC Transmit Good Packet Counter Interrupt Status This bit is set when the txpacketcount_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Packet Counter Interrupt..,1: MMC Transmit Good Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 20. "TXGOCTIS,MMC Transmit Good Octet Counter Interrupt Status This bit is set when the txoctetcount_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Octet Counter Interrupt..,1: MMC Transmit Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 19. "TXCARERPIS,MMC Transmit Carrier Error Packet Counter Interrupt Status This bit is set when the txcarriererror counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Carrier Error Packet Counter..,1: MMC Transmit Carrier Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 18. "TXEXCOLPIS,MMC Transmit Excessive Collision Packet Counter Interrupt Status This bit is set when the txexesscol counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Excessive Collision Packet..,1: MMC Transmit Excessive Collision Packet.."
|
|
newline
|
|
bitfld.long 0x00 17. "TXLATCOLPIS,MMC Transmit Late Collision Packet Counter Interrupt Status This bit is set when the txlatecol counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Late Collision Packet Counter..,1: MMC Transmit Late Collision Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 16. "TXDEFPIS,MMC Transmit Deferred Packet Counter Interrupt Status This bit is set when the txdeferred counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Deferred Packet Counter..,1: MMC Transmit Deferred Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 15. "TXMCOLGPIS,MMC Transmit Multiple Collision Good Packet Counter Interrupt Status This bit is set when the txmulticol_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Multiple Collision Good Packet..,1: MMC Transmit Multiple Collision Good Packet.."
|
|
newline
|
|
bitfld.long 0x00 14. "TXSCOLGPIS,MMC Transmit Single Collision Good Packet Counter Interrupt Status This bit is set when the txsinglecol_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Single Collision Good Packet..,1: MMC Transmit Single Collision Good Packet.."
|
|
newline
|
|
bitfld.long 0x00 13. "TXUFLOWERPIS,MMC Transmit Underflow Error Packet Counter Interrupt Status This bit is set when the txunderflowerror counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Underflow Error Packet Counter..,1: MMC Transmit Underflow Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 12. "TXBCGBPIS,MMC Transmit Broadcast Good Bad Packet Counter Interrupt Status This bit is set when the txbroadcastpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Broadcast Good Bad Packet..,1: MMC Transmit Broadcast Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 11. "TXMCGBPIS,MMC Transmit Multicast Good Bad Packet Counter Interrupt Status The bit is set when the txmulticastpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Multicast Good Bad Packet..,1: MMC Transmit Multicast Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 10. "TXUCGBPIS,MMC Transmit Unicast Good Bad Packet Counter Interrupt Status This bit is set when the txunicastpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Unicast Good Bad Packet Counter..,1: MMC Transmit Unicast Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 9. "TX1024TMAXOCTGBPIS,MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 1024 to Maximum Octet Good Bad..,1: MMC Transmit 1024 to Maximum Octet Good Bad.."
|
|
newline
|
|
bitfld.long 0x00 8. "TX512T1023OCTGBPIS,MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 512 to 1023 Octet Good Bad..,1: MMC Transmit 512 to 1023 Octet Good Bad.."
|
|
newline
|
|
bitfld.long 0x00 7. "TX256T511OCTGBPIS,MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 256 to 511 Octet Good Bad Packet..,1: MMC Transmit 256 to 511 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 6. "TX128T255OCTGBPIS,MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 128 to 255 Octet Good Bad Packet..,1: MMC Transmit 128 to 255 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 5. "TX65T127OCTGBPIS,MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx65to127octets_gb counter reaches half the maximum value and also when it reaches the maximum value" "0: MMC Transmit 65 to 127 Octet Good Bad Packet..,1: MMC Transmit 65 to 127 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 4. "TX64OCTGBPIS,MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx64octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 64 Octet Good Bad Packet Counter..,1: MMC Transmit 64 Octet Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 3. "TXMCGPIS,MMC Transmit Multicast Good Packet Counter Interrupt Status This bit is set when the txmulticastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Multicast Good Packet Counter..,1: MMC Transmit Multicast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 2. "TXBCGPIS,MMC Transmit Broadcast Good Packet Counter Interrupt Status This bit is set when the txbroadcastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Broadcast Good Packet Counter..,1: MMC Transmit Broadcast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 1. "TXGBPKTIS,MMC Transmit Good Bad Packet Counter Interrupt Status This bit is set when the txpacketcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Bad Packet Counter..,1: MMC Transmit Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXGBOCTIS,MMC Transmit Good Bad Octet Counter Interrupt Status This bit is set when the txoctetcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Bad Octet Counter Interrupt..,1: MMC Transmit Good Bad Octet Counter Interrupt.."
|
|
group.long 0x70C++0x03
|
|
line.long 0x00 "MAC_MMC_RX_INTERRUPT_MASK,MMC Rx Interrupt Mask"
|
|
bitfld.long 0x00 27. "RXLPITRCIM,MMC Receive LPI transition counter interrupt Mask Setting this bit masks the interrupt when the Rx_LPI_Tran_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Receive LPI transition counter interrupt..,1: MMC Receive LPI transition counter interrupt.."
|
|
newline
|
|
bitfld.long 0x00 26. "RXLPIUSCIM,MMC Receive LPI microsecond counter interrupt Mask Setting this bit masks the interrupt when the Rx_LPI_USEC_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Receive LPI microsecond counter interrupt..,1: MMC Receive LPI microsecond counter interrupt.."
|
|
newline
|
|
bitfld.long 0x00 25. "RXCTRLPIM,MMC Receive Control Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxctrlpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Control Packet Counter Interrupt..,1: MMC Receive Control Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 24. "RXRCVERRPIM,MMC Receive Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxrcverror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Error Packet Counter Interrupt..,1: MMC Receive Error Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 23. "RXWDOGPIM,MMC Receive Watchdog Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxwatchdog counter reaches half of the maximum value or the maximum value" "0: MMC Receive Watchdog Error Packet Counter..,1: MMC Receive Watchdog Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 22. "RXVLANGBPIM,MMC Receive VLAN Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxvlanpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive VLAN Good Bad Packet Counter..,1: MMC Receive VLAN Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 21. "RXFOVPIM,MMC Receive FIFO Overflow Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxfifooverflow counter reaches half of the maximum value or the maximum value" "0: MMC Receive FIFO Overflow Packet Counter..,1: MMC Receive FIFO Overflow Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 20. "RXPAUSPIM,MMC Receive Pause Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxpausepackets counter reaches half of the maximum value or the maximum value" "0: MMC Receive Pause Packet Counter Interrupt..,1: MMC Receive Pause Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 19. "RXORANGEPIM,MMC Receive Out Of Range Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoutofrangetype counter reaches half of the maximum value or the maximum value" "0: MMC Receive Out Of Range Error Packet Counter..,1: MMC Receive Out Of Range Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 18. "RXLENERPIM,MMC Receive Length Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxlengtherror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Length Error Packet Counter..,1: MMC Receive Length Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 17. "RXUCGPIM,MMC Receive Unicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxunicastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Unicast Good Packet Counter..,1: MMC Receive Unicast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 16. "RX1024TMAXOCTGBPIM,MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask" "0: MMC Receive 1024 to Maximum Octet Good Bad..,1: MMC Receive 1024 to Maximum Octet Good Bad.."
|
|
newline
|
|
bitfld.long 0x00 15. "RX512T1023OCTGBPIM,MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 512 to 1023 Octet Good Bad Packet..,1: MMC Receive 512 to 1023 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 14. "RX256T511OCTGBPIM,MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 256 to 511 Octet Good Bad Packet..,1: MMC Receive 256 to 511 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 13. "RX128T255OCTGBPIM,MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 128 to 255 Octet Good Bad Packet..,1: MMC Receive 128 to 255 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 12. "RX65T127OCTGBPIM,MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 65 to 127 Octet Good Bad Packet..,1: MMC Receive 65 to 127 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 11. "RX64OCTGBPIM,MMC Receive 64 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx64octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive 64 Octet Good Bad Packet Counter..,1: MMC Receive 64 Octet Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 10. "RXOSIZEGPIM,MMC Receive Oversize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoversize_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Oversize Good Packet Counter..,1: MMC Receive Oversize Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 9. "RXUSIZEGPIM,MMC Receive Undersize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxundersize_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Undersize Good Packet Counter..,1: MMC Receive Undersize Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 8. "RXJABERPIM,MMC Receive Jabber Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxjabbererror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Jabber Error Packet Counter..,1: MMC Receive Jabber Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 7. "RXRUNTPIM,MMC Receive Runt Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxrunterror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Runt Packet Counter Interrupt..,1: MMC Receive Runt Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 6. "RXALGNERPIM,MMC Receive Alignment Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxalignmenterror counter reaches half of the maximum value or the maximum value" "0: MMC Receive Alignment Error Packet Counter..,1: MMC Receive Alignment Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 5. "RXCRCERPIM,MMC Receive CRC Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxcrcerror counter reaches half of the maximum value or the maximum value" "0: MMC Receive CRC Error Packet Counter..,1: MMC Receive CRC Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 4. "RXMCGPIM,MMC Receive Multicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxmulticastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Multicast Good Packet Counter..,1: MMC Receive Multicast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 3. "RXBCGPIM,MMC Receive Broadcast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxbroadcastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Broadcast Good Packet Counter..,1: MMC Receive Broadcast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 2. "RXGOCTIM,MMC Receive Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoctetcount_g counter reaches half of the maximum value or the maximum value" "0: MMC Receive Good Octet Counter Interrupt Mask..,1: MMC Receive Good Octet Counter Interrupt Mask.."
|
|
newline
|
|
bitfld.long 0x00 1. "RXGBOCTIM,MMC Receive Good Bad Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive Good Bad Octet Counter Interrupt..,1: MMC Receive Good Bad Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 0. "RXGBPKTIM,MMC Receive Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxpacketcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Receive Good Bad Packet Counter Interrupt..,1: MMC Receive Good Bad Packet Counter Interrupt.."
|
|
group.long 0x710++0x03
|
|
line.long 0x00 "MAC_MMC_TX_INTERRUPT_MASK,MMC Tx Interrupt Mask"
|
|
bitfld.long 0x00 27. "TXLPITRCIM,MMC Transmit LPI transition counter interrupt Mask Setting this bit masks the interrupt when the Tx_LPI_Tran_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Transmit LPI transition counter interrupt..,1: MMC Transmit LPI transition counter interrupt.."
|
|
newline
|
|
bitfld.long 0x00 26. "TXLPIUSCIM,MMC Transmit LPI microsecond counter interrupt Mask Setting this bit masks the interrupt when the Tx_LPI_USEC_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Transmit LPI microsecond counter..,1: MMC Transmit LPI microsecond counter.."
|
|
newline
|
|
bitfld.long 0x00 25. "TXOSIZEGPIM,MMC Transmit Oversize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txoversize_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Oversize Good Packet Counter..,1: MMC Transmit Oversize Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 24. "TXVLANGPIM,MMC Transmit VLAN Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txvlanpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit VLAN Good Packet Counter..,1: MMC Transmit VLAN Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 23. "TXPAUSPIM,MMC Transmit Pause Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpausepackets counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Pause Packet Counter Interrupt..,1: MMC Transmit Pause Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 22. "TXEXDEFPIM,MMC Transmit Excessive Deferral Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txexcessdef counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Excessive Deferral Packet..,1: MMC Transmit Excessive Deferral Packet.."
|
|
newline
|
|
bitfld.long 0x00 21. "TXGPKTIM,MMC Transmit Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpacketcount_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Packet Counter Interrupt..,1: MMC Transmit Good Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 20. "TXGOCTIM,MMC Transmit Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the txoctetcount_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Octet Counter Interrupt..,1: MMC Transmit Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 19. "TXCARERPIM,MMC Transmit Carrier Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txcarriererror counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Carrier Error Packet Counter..,1: MMC Transmit Carrier Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 18. "TXEXCOLPIM,MMC Transmit Excessive Collision Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txexcesscol counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Excessive Collision Packet..,1: MMC Transmit Excessive Collision Packet.."
|
|
newline
|
|
bitfld.long 0x00 17. "TXLATCOLPIM,MMC Transmit Late Collision Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txlatecol counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Late Collision Packet Counter..,1: MMC Transmit Late Collision Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 16. "TXDEFPIM,MMC Transmit Deferred Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txdeferred counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Deferred Packet Counter..,1: MMC Transmit Deferred Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 15. "TXMCOLGPIM,MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticol_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Multiple Collision Good Packet..,1: MMC Transmit Multiple Collision Good Packet.."
|
|
newline
|
|
bitfld.long 0x00 14. "TXSCOLGPIM,MMC Transmit Single Collision Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txsinglecol_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Single Collision Good Packet..,1: MMC Transmit Single Collision Good Packet.."
|
|
newline
|
|
bitfld.long 0x00 13. "TXUFLOWERPIM,MMC Transmit Underflow Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txunderflowerror counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Underflow Error Packet Counter..,1: MMC Transmit Underflow Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 12. "TXBCGBPIM,MMC Transmit Broadcast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txbroadcastpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Broadcast Good Bad Packet..,1: MMC Transmit Broadcast Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 11. "TXMCGBPIM,MMC Transmit Multicast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticastpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Multicast Good Bad Packet..,1: MMC Transmit Multicast Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 10. "TXUCGBPIM,MMC Transmit Unicast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txunicastpackets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Unicast Good Bad Packet Counter..,1: MMC Transmit Unicast Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 9. "TX1024TMAXOCTGBPIM,MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 1024 to Maximum Octet Good Bad..,1: MMC Transmit 1024 to Maximum Octet Good Bad.."
|
|
newline
|
|
bitfld.long 0x00 8. "TX512T1023OCTGBPIM,MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 512 to 1023 Octet Good Bad..,1: MMC Transmit 512 to 1023 Octet Good Bad.."
|
|
newline
|
|
bitfld.long 0x00 7. "TX256T511OCTGBPIM,MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 256 to 511 Octet Good Bad Packet..,1: MMC Transmit 256 to 511 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 6. "TX128T255OCTGBPIM,MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 128 to 255 Octet Good Bad Packet..,1: MMC Transmit 128 to 255 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 5. "TX65T127OCTGBPIM,MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx65to127octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 65 to 127 Octet Good Bad Packet..,1: MMC Transmit 65 to 127 Octet Good Bad Packet.."
|
|
newline
|
|
bitfld.long 0x00 4. "TX64OCTGBPIM,MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx64octets_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit 64 Octet Good Bad Packet Counter..,1: MMC Transmit 64 Octet Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 3. "TXMCGPIM,MMC Transmit Multicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Multicast Good Packet Counter..,1: MMC Transmit Multicast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 2. "TXBCGPIM,MMC Transmit Broadcast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txbroadcastpackets_g counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Broadcast Good Packet Counter..,1: MMC Transmit Broadcast Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 1. "TXGBPKTIM,MMC Transmit Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpacketcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Bad Packet Counter..,1: MMC Transmit Good Bad Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXGBOCTIM,MMC Transmit Good Bad Octet Counter Interrupt Mask Setting this bit masks the interrupt when the txoctetcount_gb counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Good Bad Octet Counter Interrupt..,1: MMC Transmit Good Bad Octet Counter Interrupt.."
|
|
rgroup.long 0x714++0x03
|
|
line.long 0x00 "MAC_TX_OCTET_COUNT_GOOD_BAD,Tx Octet Count Good and Bad"
|
|
hexmask.long 0x00 0.--31. 1. "TXOCTGB,Tx Octet Count Good Bad This field indicates the number of bytes transmitted exclusive of preamble and retried bytes in good and bad packets"
|
|
rgroup.long 0x718++0x03
|
|
line.long 0x00 "MAC_TX_PACKET_COUNT_GOOD_BAD,Tx Packet Count Good and Bad"
|
|
hexmask.long 0x00 0.--31. 1. "TXPKTGB,Tx Packet Count Good Bad This field indicates the number of good and bad packets transmitted exclusive of retried packets"
|
|
rgroup.long 0x71C++0x03
|
|
line.long 0x00 "MAC_TX_BROADCAST_PACKETS_GOOD,Tx Broadcast Packets Good"
|
|
hexmask.long 0x00 0.--31. 1. "TXBCASTG,Tx Broadcast Packets Good This field indicates the number of good broadcast packets transmitted"
|
|
rgroup.long 0x720++0x03
|
|
line.long 0x00 "MAC_TX_MULTICAST_PACKETS_GOOD,Tx Multicast Packets Good"
|
|
hexmask.long 0x00 0.--31. 1. "TXMCASTG,Tx Multicast Packets Good This field indicates the number of good multicast packets transmitted"
|
|
rgroup.long 0x724++0x03
|
|
line.long 0x00 "MAC_TX_64OCTETS_PACKETS_GOOD_BAD,Tx Good and Bad 64-Byte Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TX64OCTGB,Tx 64Octets Packets Good_Bad This field indicates the number of good and bad packets transmitted with length 64 bytes exclusive of preamble and retried packets"
|
|
rgroup.long 0x728++0x03
|
|
line.long 0x00 "MAC_TX_65TO127OCTETS_PACKETS_GOOD_BAD,Tx Good and Bad 65 to 127-Byte Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TX65_127OCTGB,Tx 65To127Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 65 and 127 (inclusive) bytes exclusive of preamble and retried packets"
|
|
rgroup.long 0x72C++0x03
|
|
line.long 0x00 "MAC_TX_128TO255OCTETS_PACKETS_GOOD_BAD,Tx Good and Bad 128 to 255-Byte Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TX128_255OCTGB,Tx 128To255Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 128 and 255 (inclusive) bytes exclusive of preamble and retried packets"
|
|
rgroup.long 0x730++0x03
|
|
line.long 0x00 "MAC_TX_256TO511OCTETS_PACKETS_GOOD_BAD,Tx Good and Bad 256 to 511-Byte Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TX256_511OCTGB,Tx 256To511Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 256 and 511 (inclusive) bytes exclusive of preamble and retried packets"
|
|
rgroup.long 0x734++0x03
|
|
line.long 0x00 "MAC_TX_512TO1023OCTETS_PACKETS_GOOD_BAD,Tx Good and Bad 512 to 1023-Byte Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TX512_1023OCTGB,Tx 512To1023Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 512 and 1023 (inclusive) bytes exclusive of preamble and retried packets"
|
|
rgroup.long 0x738++0x03
|
|
line.long 0x00 "MAC_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD,Tx Good and Bad 1024 to Max-Byte Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TX1024_MAXOCTGB,Tx 1024ToMaxOctets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 1024 and maxsize (inclusive) bytes exclusive of preamble and retried packets"
|
|
rgroup.long 0x73C++0x03
|
|
line.long 0x00 "MAC_TX_UNICAST_PACKETS_GOOD_BAD,Good and Bad Unicast Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXUCASTGB,Tx Unicast Packets Good Bad This field indicates the number of good and bad unicast packets transmitted"
|
|
rgroup.long 0x740++0x03
|
|
line.long 0x00 "MAC_TX_MULTICAST_PACKETS_GOOD_BAD,Good and Bad Multicast Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXMCASTGB,Tx Multicast Packets Good Bad This field indicates the number of good and bad multicast packets transmitted"
|
|
rgroup.long 0x744++0x03
|
|
line.long 0x00 "MAC_TX_BROADCAST_PACKETS_GOOD_BAD,Good and Bad Broadcast Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXBCASTGB,Tx Broadcast Packets Good Bad This field indicates the number of good and bad broadcast packets transmitted"
|
|
rgroup.long 0x748++0x03
|
|
line.long 0x00 "MAC_TX_UNDERFLOW_ERROR_PACKETS,Tx Packets Aborted By Underflow Error"
|
|
hexmask.long 0x00 0.--31. 1. "TXUNDRFLW,Tx Underflow Error Packets This field indicates the number of packets aborted because of packets underflow error"
|
|
rgroup.long 0x74C++0x03
|
|
line.long 0x00 "MAC_TX_SINGLE_COLLISION_GOOD_PACKETS,Single Collision Good Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXSNGLCOLG,Tx Single Collision Good Packets This field indicates the number of successfully transmitted packets after a single collision in the half-duplex mode"
|
|
rgroup.long 0x750++0x03
|
|
line.long 0x00 "MAC_TX_MULTIPLE_COLLISION_GOOD_PACKETS,Multiple Collision Good Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXMULTCOLG,Tx Multiple Collision Good Packets This field indicates the number of successfully transmitted packets after multiple collisions in the half-duplex mode"
|
|
rgroup.long 0x754++0x03
|
|
line.long 0x00 "MAC_TX_DEFERRED_PACKETS,Deferred Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXDEFRD,Tx Deferred Packets This field indicates the number of successfully transmitted after a deferral in the half-duplex mode"
|
|
rgroup.long 0x758++0x03
|
|
line.long 0x00 "MAC_TX_LATE_COLLISION_PACKETS,Late Collision Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXLATECOL,Tx Late Collision Packets This field indicates the number of packets aborted because of late collision error"
|
|
rgroup.long 0x75C++0x03
|
|
line.long 0x00 "MAC_TX_EXCESSIVE_COLLISION_PACKETS,Excessive Collision Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXEXSCOL,Tx Excessive Collision Packets This field indicates the number of packets aborted because of excessive (16) collision errors"
|
|
rgroup.long 0x760++0x03
|
|
line.long 0x00 "MAC_TX_CARRIER_ERROR_PACKETS,Carrier Error Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXCARR,Tx Carrier Error Packets This field indicates the number of packets aborted because of carrier sense error (no carrier or loss of carrier)"
|
|
rgroup.long 0x764++0x03
|
|
line.long 0x00 "MAC_TX_OCTET_COUNT_GOOD,Bytes Transmitted in Good Packets"
|
|
hexmask.long 0x00 0.--31. 1. "TXOCTG,Tx Octet Count Good This field indicates the number of bytes transmitted exclusive of preamble only in good packets"
|
|
rgroup.long 0x768++0x03
|
|
line.long 0x00 "MAC_TX_PACKET_COUNT_GOOD,Good Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXPKTG,Tx Packet Count Good This field indicates the number of good packets transmitted"
|
|
rgroup.long 0x76C++0x03
|
|
line.long 0x00 "MAC_TX_EXCESSIVE_DEFERRAL_ERROR,Packets Aborted By Excessive Deferral Error"
|
|
hexmask.long 0x00 0.--31. 1. "TXEXSDEF,Tx Excessive Deferral Error This field indicates the number of packets aborted because of excessive deferral error (deferred for more than two max-sized packet times)"
|
|
rgroup.long 0x770++0x03
|
|
line.long 0x00 "MAC_TX_PAUSE_PACKETS,Pause Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXPAUSE,Tx Pause Packets This field indicates the number of good Pause packets transmitted"
|
|
rgroup.long 0x774++0x03
|
|
line.long 0x00 "MAC_TX_VLAN_PACKETS_GOOD,Good VLAN Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXVLANG,Tx VLAN Packets Good This field provides the number of good VLAN packets transmitted"
|
|
rgroup.long 0x778++0x03
|
|
line.long 0x00 "MAC_TX_OSIZE_PACKETS_GOOD,Good Oversize Packets Transmitted"
|
|
hexmask.long 0x00 0.--31. 1. "TXOSIZG,Tx OSize Packets Good This field indicates the number of packets transmitted without errors and with length greater than the maxsize (1 518 or 1 522 bytes for VLAN tagged packets 2000 bytes if enabled in S2KP bit of the CONFIGURATION register)"
|
|
rgroup.long 0x780++0x03
|
|
line.long 0x00 "MAC_RX_PACKETS_COUNT_GOOD_BAD,Good and Bad Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXPKTGB,Rx Packets Count Good Bad This field indicates the number of good and bad packets received"
|
|
rgroup.long 0x784++0x03
|
|
line.long 0x00 "MAC_RX_OCTET_COUNT_GOOD_BAD,Bytes in Good and Bad Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXOCTGB,Rx Octet Count Good Bad This field indicates the number of bytes received exclusive of preamble in good and bad packets"
|
|
rgroup.long 0x788++0x03
|
|
line.long 0x00 "MAC_RX_OCTET_COUNT_GOOD,Bytes in Good Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXOCTG,Rx Octet Count Good This field indicates the number of bytes received exclusive of preamble only in good packets"
|
|
rgroup.long 0x78C++0x03
|
|
line.long 0x00 "MAC_RX_BROADCAST_PACKETS_GOOD,Good Broadcast Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXBCASTG,Rx Broadcast Packets Good This field indicates the number of good broadcast packets received"
|
|
rgroup.long 0x790++0x03
|
|
line.long 0x00 "MAC_RX_MULTICAST_PACKETS_GOOD,Good Multicast Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXMCASTG,Rx Multicast Packets Good This field indicates the number of good multicast packets received"
|
|
rgroup.long 0x794++0x03
|
|
line.long 0x00 "MAC_RX_CRC_ERROR_PACKETS,CRC Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXCRCERR,Rx CRC Error Packets This field indicates the number of packets received with CRC error"
|
|
rgroup.long 0x798++0x03
|
|
line.long 0x00 "MAC_RX_ALIGNMENT_ERROR_PACKETS,Alignment Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXALGNERR,Rx Alignment Error Packets This field indicates the number of packets received with alignment (dribble) error"
|
|
rgroup.long 0x79C++0x03
|
|
line.long 0x00 "MAC_RX_RUNT_ERROR_PACKETS,Runt Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXRUNTERR,Rx Runt Error Packets This field indicates the number of packets received with runt (length less than 64 bytes and CRC error) error"
|
|
rgroup.long 0x7A0++0x03
|
|
line.long 0x00 "MAC_RX_JABBER_ERROR_PACKETS,Jabber Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXJABERR,Rx Jabber Error Packets This field indicates the number of giant packets received with length (including CRC) greater than 1 518 bytes (1 522 bytes for VLAN tagged) and with CRC error"
|
|
rgroup.long 0x7A4++0x03
|
|
line.long 0x00 "MAC_RX_UNDERSIZE_PACKETS_GOOD,Good Undersize Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXUNDERSZG,Rx Undersize Packets Good This field indicates the number of packets received with length less than 64 bytes without any errors"
|
|
rgroup.long 0x7A8++0x03
|
|
line.long 0x00 "MAC_RX_OVERSIZE_PACKETS_GOOD,Good Oversize Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXOVERSZG,Rx Oversize Packets Good This field indicates the number of packets received without errors with length greater than the maxsize (1 518 bytes or 1 522 bytes for VLAN tagged packets 2000 bytes if enabled in the S2KP bit of the MAC_CONFIGURATION.."
|
|
rgroup.long 0x7AC++0x03
|
|
line.long 0x00 "MAC_RX_64OCTETS_PACKETS_GOOD_BAD,Good and Bad 64-Byte Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RX64OCTGB,Rx 64 Octets Packets Good Bad This field indicates the number of good and bad packets received with length 64 bytes exclusive of the preamble"
|
|
rgroup.long 0x7B0++0x03
|
|
line.long 0x00 "MAC_RX_65TO127OCTETS_PACKETS_GOOD_BAD,Good and Bad 64-to-127 Byte Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RX65_127OCTGB,Rx 65-127 Octets Packets Good Bad This field indicates the number of good and bad packets received with length between 65 and 127 (inclusive) bytes exclusive of the preamble"
|
|
rgroup.long 0x7B4++0x03
|
|
line.long 0x00 "MAC_RX_128TO255OCTETS_PACKETS_GOOD_BAD,Good and Bad 128-to-255 Byte Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RX128_255OCTGB,Rx 128-255 Octets Packets Good Bad This field indicates the number of good and bad packets received with length between 128 and 255 (inclusive) bytes exclusive of the preamble"
|
|
rgroup.long 0x7B8++0x03
|
|
line.long 0x00 "MAC_RX_256TO511OCTETS_PACKETS_GOOD_BAD,Good and Bad 256-to-511 Byte Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RX256_511OCTGB,Rx 256-511 Octets Packets Good Bad This field indicates the number of good and bad packets received with length between 256 and 511 (inclusive) bytes exclusive of the preamble"
|
|
rgroup.long 0x7BC++0x03
|
|
line.long 0x00 "MAC_RX_512TO1023OCTETS_PACKETS_GOOD_BAD,Good and Bad 512-to-1023 Byte Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RX512_1023OCTGB,RX 512-1023 Octets Packets Good Bad This field indicates the number of good and bad packets received with length between 512 and 1023 (inclusive) bytes exclusive of the preamble"
|
|
rgroup.long 0x7C0++0x03
|
|
line.long 0x00 "MAC_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD,Good and Bad 1024-to-Max Byte Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RX1024_MAXOCTGB,Rx 1024-Max Octets Good Bad This field indicates the number of good and bad packets received with length between 1024 and maxsize (inclusive) bytes exclusive of the preamble"
|
|
rgroup.long 0x7C4++0x03
|
|
line.long 0x00 "MAC_RX_UNICAST_PACKETS_GOOD,Good Unicast Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXUCASTG,Rx Unicast Packets Good This field indicates the number of good unicast packets received"
|
|
rgroup.long 0x7C8++0x03
|
|
line.long 0x00 "MAC_RX_LENGTH_ERROR_PACKETS,Length Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXLENERR,Rx Length Error Packets This field indicates the number of packets received with length error (Length Type field not equal to packet size) for all packets with valid length field"
|
|
rgroup.long 0x7CC++0x03
|
|
line.long 0x00 "MAC_RX_OUT_OF_RANGE_TYPE_PACKETS,Out-of-range Type Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXOUTOFRNG,Rx Out of Range Type Packet This field indicates the number of packets received with length field not equal to the valid packet size (greater than 1 500 but less than 1 536)"
|
|
rgroup.long 0x7D0++0x03
|
|
line.long 0x00 "MAC_RX_PAUSE_PACKETS,Pause Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXPAUSEPKT,Rx Pause Packets This field indicates the number of good and valid Pause packets received"
|
|
rgroup.long 0x7D4++0x03
|
|
line.long 0x00 "MAC_RX_FIFO_OVERFLOW_PACKETS,Missed Packets Due to FIFO Overflow"
|
|
hexmask.long 0x00 0.--31. 1. "RXFIFOOVFL,Rx FIFO Overflow Packets This field indicates the number of missed received packets because of FIFO overflow"
|
|
rgroup.long 0x7D8++0x03
|
|
line.long 0x00 "MAC_RX_VLAN_PACKETS_GOOD_BAD,Good and Bad VLAN Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXVLANPKTGB,Rx VLAN Packets Good Bad This field indicates the number of good and bad VLAN packets received"
|
|
rgroup.long 0x7DC++0x03
|
|
line.long 0x00 "MAC_RX_WATCHDOG_ERROR_PACKETS,Watchdog Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXWDGERR,Rx Watchdog Error Packets This field indicates the number of packets received with error because of watchdog timeout error (packets with a data load larger than 2 048 bytes (when JE and WD bits are reset in MAC_CONFIGURATION register) 10 240.."
|
|
rgroup.long 0x7E0++0x03
|
|
line.long 0x00 "MAC_RX_RECEIVE_ERROR_PACKETS,Receive Error Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXRCVERR,Rx Receive Error Packets This field indicates the number of packets received with Receive error or Packet Extension error on the GMII or MII interface"
|
|
rgroup.long 0x7E4++0x03
|
|
line.long 0x00 "MAC_RX_CONTROL_PACKETS_GOOD,Good Control Packets Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXCTRLG,Rx Control Packets Good This field indicates the number of good control packets received"
|
|
rgroup.long 0x7EC++0x03
|
|
line.long 0x00 "MAC_TX_LPI_USEC_CNTR,Microseconds Tx LPI Asserted"
|
|
hexmask.long 0x00 0.--31. 1. "TXLPIUSC,Tx LPI Microseconds Counter This field indicates the number of microseconds Tx LPI is asserted"
|
|
rgroup.long 0x7F0++0x03
|
|
line.long 0x00 "MAC_TX_LPI_TRAN_CNTR,Number of Times Tx LPI Asserted"
|
|
hexmask.long 0x00 0.--31. 1. "TXLPITRC,Tx LPI Transition counter This field indicates the number of times Tx LPI Entry has occurred"
|
|
rgroup.long 0x7F4++0x03
|
|
line.long 0x00 "MAC_RX_LPI_USEC_CNTR,Microseconds Rx LPI Sampled"
|
|
hexmask.long 0x00 0.--31. 1. "RXLPIUSC,Rx LPI Microseconds Counter This field indicates the number of microseconds Rx LPI is asserted"
|
|
rgroup.long 0x7F8++0x03
|
|
line.long 0x00 "MAC_RX_LPI_TRAN_CNTR,Number of Times Rx LPI Entered"
|
|
hexmask.long 0x00 0.--31. 1. "RXLPITRC,Rx LPI Transition counter This field indicates the number of times Rx LPI Entry has occurred"
|
|
group.long 0x800++0x03
|
|
line.long 0x00 "MAC_MMC_IPC_RX_INTERRUPT_MASK,MMC IPC Receive Interrupt Mask"
|
|
bitfld.long 0x00 29. "RXICMPEROIM,MMC Receive ICMP Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Error Octet Counter..,1: MMC Receive ICMP Error Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 28. "RXICMPGOIM,MMC Receive ICMP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Good Octet Counter Interrupt..,1: MMC Receive ICMP Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 27. "RXTCPEROIM,MMC Receive TCP Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Error Octet Counter Interrupt..,1: MMC Receive TCP Error Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 26. "RXTCPGOIM,MMC Receive TCP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Good Octet Counter Interrupt..,1: MMC Receive TCP Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 25. "RXUDPEROIM,MMC Receive UDP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_err_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Good Octet Counter Interrupt..,1: MMC Receive UDP Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 24. "RXUDPGOIM,MMC Receive IPV6 No Payload Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 No Payload Octet Counter..,1: MMC Receive IPV6 No Payload Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 23. "RXIPV6NOPAYOIM,MMC Receive IPV6 Header Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Header Error Octet Counter..,1: MMC Receive IPV6 Header Error Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 22. "RXIPV6HEROIM,MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Good Octet Counter Interrupt..,1: MMC Receive IPV6 Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 21. "RXIPV6GOIM,MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Good Octet Counter Interrupt..,1: MMC Receive IPV6 Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 20. "RXIPV4UDSBLOIM,MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 UDP Checksum Disabled Octet..,1: MMC Receive IPV4 UDP Checksum Disabled Octet.."
|
|
newline
|
|
bitfld.long 0x00 19. "RXIPV4FRAGOIM,MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Fragmented Octet Counter..,1: MMC Receive IPV4 Fragmented Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 18. "RXIPV4NOPAYOIM,MMC Receive IPV4 No Payload Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 No Payload Octet Counter..,1: MMC Receive IPV4 No Payload Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 17. "RXIPV4HEROIM,MMC Receive IPV4 Header Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Header Error Octet Counter..,1: MMC Receive IPV4 Header Error Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 16. "RXIPV4GOIM,MMC Receive IPV4 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Good Octet Counter Interrupt..,1: MMC Receive IPV4 Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 13. "RXICMPERPIM,MMC Receive ICMP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_err_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Error Packet Counter..,1: MMC Receive ICMP Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 12. "RXICMPGPIM,MMC Receive ICMP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Good Packet Counter..,1: MMC Receive ICMP Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 11. "RXTCPERPIM,MMC Receive TCP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_err_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Error Packet Counter..,1: MMC Receive TCP Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 10. "RXTCPGPIM,MMC Receive TCP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Good Packet Counter Interrupt..,1: MMC Receive TCP Good Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 9. "RXUDPERPIM,MMC Receive UDP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_err_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Error Packet Counter..,1: MMC Receive UDP Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 8. "RXUDPGPIM,MMC Receive UDP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Good Packet Counter Interrupt..,1: MMC Receive UDP Good Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 7. "RXIPV6NOPAYPIM,MMC Receive IPV6 No Payload Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_nopay_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 No Payload Packet Counter..,1: MMC Receive IPV6 No Payload Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 6. "RXIPV6HERPIM,MMC Receive IPV6 Header Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_hdrerr_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Header Error Packet Counter..,1: MMC Receive IPV6 Header Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 5. "RXIPV6GPIM,MMC Receive IPV6 Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Good Packet Counter..,1: MMC Receive IPV6 Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 4. "RXIPV4UDSBLPIM,MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_udsbl_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 UDP Checksum Disabled Packet..,1: MMC Receive IPV4 UDP Checksum Disabled Packet.."
|
|
newline
|
|
bitfld.long 0x00 3. "RXIPV4FRAGPIM,MMC Receive IPV4 Fragmented Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_frag_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Fragmented Packet Counter..,1: MMC Receive IPV4 Fragmented Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 2. "RXIPV4NOPAYPIM,MMC Receive IPV4 No Payload Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_nopay_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 No Payload Packet Counter..,1: MMC Receive IPV4 No Payload Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 1. "RXIPV4HERPIM,MMC Receive IPV4 Header Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_hdrerr_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Header Error Packet Counter..,1: MMC Receive IPV4 Header Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 0. "RXIPV4GPIM,MMC Receive IPV4 Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Good Packet Counter..,1: MMC Receive IPV4 Good Packet Counter.."
|
|
rgroup.long 0x808++0x03
|
|
line.long 0x00 "MAC_MMC_IPC_RX_INTERRUPT,MMC IPC Receive Interrupt"
|
|
bitfld.long 0x00 29. "RXICMPEROIS,MMC Receive ICMP Error Octet Counter Interrupt Status This bit is set when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Error Octet Counter..,1: MMC Receive ICMP Error Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 28. "RXICMPGOIS,MMC Receive ICMP Good Octet Counter Interrupt Status This bit is set when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Good Octet Counter Interrupt..,1: MMC Receive ICMP Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 27. "RXTCPEROIS,MMC Receive TCP Error Octet Counter Interrupt Status This bit is set when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Error Octet Counter Interrupt..,1: MMC Receive TCP Error Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 26. "RXTCPGOIS,MMC Receive TCP Good Octet Counter Interrupt Status This bit is set when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Good Octet Counter Interrupt..,1: MMC Receive TCP Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 25. "RXUDPEROIS,MMC Receive UDP Error Octet Counter Interrupt Status This bit is set when the rxudp_err_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Error Octet Counter Interrupt..,1: MMC Receive UDP Error Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 24. "RXUDPGOIS,MMC Receive UDP Good Octet Counter Interrupt Status This bit is set when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Good Octet Counter Interrupt..,1: MMC Receive UDP Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 23. "RXIPV6NOPAYOIS,MMC Receive IPV6 No Payload Octet Counter Interrupt Status This bit is set when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 No Payload Octet Counter..,1: MMC Receive IPV6 No Payload Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 22. "RXIPV6HEROIS,MMC Receive IPV6 Header Error Octet Counter Interrupt Status This bit is set when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Header Error Octet Counter..,1: MMC Receive IPV6 Header Error Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 21. "RXIPV6GOIS,MMC Receive IPV6 Good Octet Counter Interrupt Status This bit is set when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Good Octet Counter Interrupt..,1: MMC Receive IPV6 Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 20. "RXIPV4UDSBLOIS,MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status This bit is set when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 UDP Checksum Disabled Octet..,1: MMC Receive IPV4 UDP Checksum Disabled Octet.."
|
|
newline
|
|
bitfld.long 0x00 19. "RXIPV4FRAGOIS,MMC Receive IPV4 Fragmented Octet Counter Interrupt Status This bit is set when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Fragmented Octet Counter..,1: MMC Receive IPV4 Fragmented Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 18. "RXIPV4NOPAYOIS,MMC Receive IPV4 No Payload Octet Counter Interrupt Status This bit is set when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 No Payload Octet Counter..,1: MMC Receive IPV4 No Payload Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 17. "RXIPV4HEROIS,MMC Receive IPV4 Header Error Octet Counter Interrupt Status This bit is set when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Header Error Octet Counter..,1: MMC Receive IPV4 Header Error Octet Counter.."
|
|
newline
|
|
bitfld.long 0x00 16. "RXIPV4GOIS,MMC Receive IPV4 Good Octet Counter Interrupt Status This bit is set when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Good Octet Counter Interrupt..,1: MMC Receive IPV4 Good Octet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 13. "RXICMPERPIS,MMC Receive ICMP Error Packet Counter Interrupt Status This bit is set when the rxicmp_err_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Error Packet Counter..,1: MMC Receive ICMP Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 12. "RXICMPGPIS,MMC Receive ICMP Good Packet Counter Interrupt Status This bit is set when the rxicmp_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive ICMP Good Packet Counter..,1: MMC Receive ICMP Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 11. "RXTCPERPIS,MMC Receive TCP Error Packet Counter Interrupt Status This bit is set when the rxtcp_err_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Error Packet Counter..,1: MMC Receive TCP Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 10. "RXTCPGPIS,MMC Receive TCP Good Packet Counter Interrupt Status This bit is set when the rxtcp_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive TCP Good Packet Counter Interrupt..,1: MMC Receive TCP Good Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 9. "RXUDPERPIS,MMC Receive UDP Error Packet Counter Interrupt Status This bit is set when the rxudp_err_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Error Packet Counter..,1: MMC Receive UDP Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 8. "RXUDPGPIS,MC Receive UDP Good Packet Counter Interrupt Status This bit is set when the rxudp_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive UDP Good Packet Counter Interrupt..,1: MMC Receive UDP Good Packet Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 7. "RXIPV6NOPAYPIS,MMC Receive IPV6 No Payload Packet Counter Interrupt Status This bit is set when the rxipv6_nopay_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 No Payload Packet Counter..,1: MMC Receive IPV6 No Payload Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 6. "RXIPV6HERPIS,MMC Receive IPV6 Header Error Packet Counter Interrupt Status This bit is set when the rxipv6_hdrerr_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Header Error Packet Counter..,1: MMC Receive IPV6 Header Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 5. "RXIPV6GPIS,MMC Receive IPV6 Good Packet Counter Interrupt Status This bit is set when the rxipv6_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV6 Good Packet Counter..,1: MMC Receive IPV6 Good Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 4. "RXIPV4UDSBLPIS,MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Status This bit is set when the rxipv4_udsbl_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 UDP Checksum Disabled Packet..,1: MMC Receive IPV4 UDP Checksum Disabled Packet.."
|
|
newline
|
|
bitfld.long 0x00 3. "RXIPV4FRAGPIS,MMC Receive IPV4 Fragmented Packet Counter Interrupt Status This bit is set when the rxipv4_frag_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Fragmented Packet Counter..,1: MMC Receive IPV4 Fragmented Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 2. "RXIPV4NOPAYPIS,MMC Receive IPV4 No Payload Packet Counter Interrupt Status This bit is set when the rxipv4_nopay_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 No Payload Packet Counter..,1: MMC Receive IPV4 No Payload Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 1. "RXIPV4HERPIS,MMC Receive IPV4 Header Error Packet Counter Interrupt Status This bit is set when the rxipv4_hdrerr_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Header Error Packet Counter..,1: MMC Receive IPV4 Header Error Packet Counter.."
|
|
newline
|
|
bitfld.long 0x00 0. "RXIPV4GPIS,MMC Receive IPV4 Good Packet Counter Interrupt Status This bit is set when the rxipv4_gd_pkts counter reaches half of the maximum value or the maximum value" "0: MMC Receive IPV4 Good Packet Counter..,1: MMC Receive IPV4 Good Packet Counter.."
|
|
rgroup.long 0x810++0x03
|
|
line.long 0x00 "MAC_RXIPV4_GOOD_PACKETS,Good IPv4 Datagrams Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4GDPKT,RxIPv4 Good Packets This field indicates the number of good IPv4 datagrams received with the TCP UDP or ICMP payload"
|
|
rgroup.long 0x814++0x03
|
|
line.long 0x00 "MAC_RXIPV4_HEADER_ERROR_PACKETS,IPv4 Datagrams Received with Header Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4HDRERRPKT,RxIPv4 Header Error Packets This field indicates the number of IPv4 datagrams received with header (checksum length or version mismatch) errors"
|
|
rgroup.long 0x818++0x03
|
|
line.long 0x00 "MAC_RXIPV4_NO_PAYLOAD_PACKETS,IPv4 Datagrams Received with No Payload"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4NOPAYPKT,RxIPv4 Payload Packets This field indicates the number of IPv4 datagram packets received that did not have a TCP UDP or ICMP payload"
|
|
rgroup.long 0x81C++0x03
|
|
line.long 0x00 "MAC_RXIPV4_FRAGMENTED_PACKETS,IPv4 Datagrams Received with Fragmentation"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4FRAGPKT,RxIPv4 Fragmented Packets This field indicates the number of good IPv4 datagrams received with fragmentation"
|
|
rgroup.long 0x820++0x03
|
|
line.long 0x00 "MAC_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS,IPv4 Datagrams Received with UDP Checksum Disabled"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4UDSBLPKT,RxIPv4 UDP Checksum Disabled Packets This field indicates the number of good IPv4 datagrams received that had a UDP payload with checksum disabled"
|
|
rgroup.long 0x824++0x03
|
|
line.long 0x00 "MAC_RXIPV6_GOOD_PACKETS,Good IPv6 Datagrams Received"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV6GDPKT,RxIPv6 Good Packets This field indicates the number of good IPv6 datagrams received with the TCP UDP or ICMP payload"
|
|
rgroup.long 0x828++0x03
|
|
line.long 0x00 "MAC_RXIPV6_HEADER_ERROR_PACKETS,IPv6 Datagrams Received with Header Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV6HDRERRPKT,RxIPv6 Header Error Packets This field indicates the number of IPv6 datagrams received with header (length or version mismatch) errors"
|
|
rgroup.long 0x82C++0x03
|
|
line.long 0x00 "MAC_RXIPV6_NO_PAYLOAD_PACKETS,IPv6 Datagrams Received with No Payload"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV6NOPAYPKT,RxIPv6 Payload Packets This field indicates the number of IPv6 datagram packets received that did not have a TCP UDP or ICMP payload"
|
|
rgroup.long 0x830++0x03
|
|
line.long 0x00 "MAC_RXUDP_GOOD_PACKETS,IPv6 Datagrams Received with Good UDP"
|
|
hexmask.long 0x00 0.--31. 1. "RXUDPGDPKT,RxUDP Good Packets This field indicates the number of good IP datagrams received with a good UDP payload"
|
|
rgroup.long 0x834++0x03
|
|
line.long 0x00 "MAC_RXUDP_ERROR_PACKETS,IPv6 Datagrams Received with UDP Checksum Error"
|
|
hexmask.long 0x00 0.--31. 1. "RXUDPERRPKT,RxUDP Error Packets This field indicates the number of good IP datagrams received whose UDP payload has a checksum error"
|
|
rgroup.long 0x838++0x03
|
|
line.long 0x00 "MAC_RXTCP_GOOD_PACKETS,IPv6 Datagrams Received with Good TCP Payload"
|
|
hexmask.long 0x00 0.--31. 1. "RXTCPGDPKT,RxTCP Good Packets This field indicates the number of good IP datagrams received with a good TCP payload"
|
|
rgroup.long 0x83C++0x03
|
|
line.long 0x00 "MAC_RXTCP_ERROR_PACKETS,IPv6 Datagrams Received with TCP Checksum Error"
|
|
hexmask.long 0x00 0.--31. 1. "RXTCPERRPKT,RxTCP Error Packets This field indicates the number of good IP datagrams received whose TCP payload has a checksum error"
|
|
rgroup.long 0x840++0x03
|
|
line.long 0x00 "MAC_RXICMP_GOOD_PACKETS,IPv6 Datagrams Received with Good ICMP Payload"
|
|
hexmask.long 0x00 0.--31. 1. "RXICMPGDPKT,RxICMP Good Packets This field indicates the number of good IP datagrams received with a good ICMP payload"
|
|
rgroup.long 0x844++0x03
|
|
line.long 0x00 "MAC_RXICMP_ERROR_PACKETS,IPv6 Datagrams Received with ICMP Checksum Error"
|
|
hexmask.long 0x00 0.--31. 1. "RXICMPERRPKT,RxICMP Error Packets This field indicates the number of good IP datagrams received whose ICMP payload has a checksum error"
|
|
rgroup.long 0x850++0x03
|
|
line.long 0x00 "MAC_RXIPV4_GOOD_OCTETS,Good Bytes Received in IPv4 Datagrams"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4GDOCT,RxIPv4 Good Octets This field indicates the number of bytes received in good IPv4 datagrams encapsulating TCP UDP or ICMP data"
|
|
rgroup.long 0x854++0x03
|
|
line.long 0x00 "MAC_RXIPV4_HEADER_ERROR_OCTETS,Bytes Received in IPv4 Datagrams with Header Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4HDRERROCT,RxIPv4 Header Error Octets This field indicates the number of bytes received in IPv4 datagrams with header errors (checksum length version mismatch)"
|
|
rgroup.long 0x858++0x03
|
|
line.long 0x00 "MAC_RXIPV4_NO_PAYLOAD_OCTETS,Bytes Received in IPv4 Datagrams with No Payload"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4NOPAYOCT,RxIPv4 Payload Octets This field indicates the number of bytes received in IPv4 datagrams that did not have a TCP UDP or ICMP payload"
|
|
rgroup.long 0x85C++0x03
|
|
line.long 0x00 "MAC_RXIPV4_FRAGMENTED_OCTETS,Bytes Received in Fragmented IPv4 Datagrams"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4FRAGOCT,RxIPv4 Fragmented Octets This field indicates the number of bytes received in fragmented IPv4 datagrams"
|
|
rgroup.long 0x860++0x03
|
|
line.long 0x00 "MAC_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS,Bytes Received with UDP Checksum Disabled"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV4UDSBLOCT,RxIPv4 UDP Checksum Disable Octets This field indicates the number of bytes received in a UDP segment that had the UDP checksum disabled"
|
|
rgroup.long 0x864++0x03
|
|
line.long 0x00 "MAC_RXIPV6_GOOD_OCTETS,Bytes Received in Good IPv6 Datagrams"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV6GDOCT,RxIPv6 Good Octets This field indicates the number of bytes received in good IPv6 datagrams encapsulating TCP UDP or ICMP data"
|
|
rgroup.long 0x868++0x03
|
|
line.long 0x00 "MAC_RXIPV6_HEADER_ERROR_OCTETS,Bytes Received in IPv6 Datagrams with Data Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV6HDRERROCT,RxIPv6 Header Error Octets This field indicates the number of bytes received in IPv6 datagrams with header errors (length version mismatch)"
|
|
rgroup.long 0x86C++0x03
|
|
line.long 0x00 "MAC_RXIPV6_NO_PAYLOAD_OCTETS,Bytes Received in IPv6 Datagrams with No Payload"
|
|
hexmask.long 0x00 0.--31. 1. "RXIPV6NOPAYOCT,RxIPv6 Payload Octets This field indicates the number of bytes received in IPv6 datagrams that did not have a TCP UDP or ICMP payload"
|
|
rgroup.long 0x870++0x03
|
|
line.long 0x00 "MAC_RXUDP_GOOD_OCTETS,Bytes Received in Good UDP Segment"
|
|
hexmask.long 0x00 0.--31. 1. "RXUDPGDOCT,RxUDP Good Octets This field indicates the number of bytes received in a good UDP segment"
|
|
rgroup.long 0x874++0x03
|
|
line.long 0x00 "MAC_RXUDP_ERROR_OCTETS,Bytes Received in UDP Segment with Checksum Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXUDPERROCT,RxUDP Error Octets This field indicates the number of bytes received in a UDP segment that had checksum errors"
|
|
rgroup.long 0x878++0x03
|
|
line.long 0x00 "MAC_RXTCP_GOOD_OCTETS,Bytes Received in Good TCP Segment"
|
|
hexmask.long 0x00 0.--31. 1. "RXTCPGDOCT,RxTCP Good Octets This field indicates the number of bytes received in a good TCP segment"
|
|
rgroup.long 0x87C++0x03
|
|
line.long 0x00 "MAC_RXTCP_ERROR_OCTETS,Bytes Received in TCP Segment with Checksum Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXTCPERROCT,RxTCP Error Octets This field indicates the number of bytes received in a TCP segment that had checksum errors"
|
|
rgroup.long 0x880++0x03
|
|
line.long 0x00 "MAC_RXICMP_GOOD_OCTETS,Bytes Received in Good ICMP Segment"
|
|
hexmask.long 0x00 0.--31. 1. "RXICMPGDOCT,RxICMP Good Octets This field indicates the number of bytes received in a good ICMP segment"
|
|
rgroup.long 0x884++0x03
|
|
line.long 0x00 "MAC_RXICMP_ERROR_OCTETS,Bytes Received in ICMP Segment with Checksum Errors"
|
|
hexmask.long 0x00 0.--31. 1. "RXICMPERROCT,RxICMP Error Octets This field indicates the number of bytes received in a ICMP segment that had checksum errors"
|
|
rgroup.long 0x8A0++0x03
|
|
line.long 0x00 "MAC_MMC_FPE_TX_INTERRUPT,MMC FPE Transmit Interrupt"
|
|
bitfld.long 0x00 1. "HRCIS,MMC Tx Hold Request Counter Interrupt Status This bit is set when the Tx_Hold_Req_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Tx Hold Request Counter Interrupt Status..,1: MMC Tx Hold Request Counter Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 0. "FCIS,MMC Tx FPE Fragment Counter Interrupt status This bit is set when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Tx FPE Fragment Counter Interrupt status..,1: MMC Tx FPE Fragment Counter Interrupt status.."
|
|
group.long 0x8A4++0x03
|
|
line.long 0x00 "MAC_MMC_FPE_TX_INTERRUPT_MASK,MMC FPE Transmit Mask Interrupt"
|
|
bitfld.long 0x00 1. "HRCIM,MMC Transmit Hold Request Counter Interrupt Mask Setting this bit masks the interrupt when the Tx_Hold_Req_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Hold Request Counter Interrupt..,1: MMC Transmit Hold Request Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 0. "FCIM,MMC Transmit Fragment Counter Interrupt Mask Setting this bit masks the interrupt when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Transmit Fragment Counter Interrupt Mask..,1: MMC Transmit Fragment Counter Interrupt Mask.."
|
|
rgroup.long 0x8A8++0x03
|
|
line.long 0x00 "MAC_MMC_TX_FPE_FRAGMENT_CNTR,MMC FPE Transmitted Fragment Counter"
|
|
hexmask.long 0x00 0.--31. 1. "TXFFC,Tx FPE Fragment counter This field indicates the number of additional mPackets that has been transmitted due to preemption Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration"
|
|
rgroup.long 0x8AC++0x03
|
|
line.long 0x00 "MAC_MMC_TX_HOLD_REQ_CNTR,MMC FPE Transmitted Hold Request Counter"
|
|
hexmask.long 0x00 0.--31. 1. "TXHRC,Tx Hold Request Counter This field indicates count of number of a hold request is given to MAC"
|
|
rgroup.long 0x8C0++0x03
|
|
line.long 0x00 "MAC_MMC_FPE_RX_INTERRUPT,MMC FPE Receive Interrupt"
|
|
bitfld.long 0x00 3. "FCIS,MMC Rx FPE Fragment Counter Interrupt Status This bit is set when the Rx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx FPE Fragment Counter Interrupt Status..,1: MMC Rx FPE Fragment Counter Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 2. "PAOCIS,MMC Rx Packet Assembly OK Counter Interrupt Status This bit is set when the Rx_Packet_Assemble_Ok_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx Packet Assembly OK Counter Interrupt..,1: MMC Rx Packet Assembly OK Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 1. "PSECIS,MMC Rx Packet SMD Error Counter Interrupt Status This bit is set when the Rx_Packet_SMD_Err_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx Packet SMD Error Counter Interrupt..,1: MMC Rx Packet SMD Error Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 0. "PAECIS,MMC Rx Packet Assembly Error Counter Interrupt Status This bit is set when the Rx_Packet_Assemble_Err_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx Packet Assembly Error Counter..,1: MMC Rx Packet Assembly Error Counter.."
|
|
group.long 0x8C4++0x03
|
|
line.long 0x00 "MAC_MMC_FPE_RX_INTERRUPT_MASK,MMC FPE Receive Interrupt Mask"
|
|
bitfld.long 0x00 3. "FCIM,MMC Rx FPE Fragment Counter Interrupt Mask Setting this bit masks the interrupt when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx FPE Fragment Counter Interrupt Mask is..,1: MMC Rx FPE Fragment Counter Interrupt Mask is.."
|
|
newline
|
|
bitfld.long 0x00 2. "PAOCIM,MMC Rx Packet Assembly OK Counter Interrupt Mask Setting this bit masks the interrupt when the Rx_Packet_Assemble_Ok_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx Packet Assembly OK Counter Interrupt..,1: MMC Rx Packet Assembly OK Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 1. "PSECIM,MMC Rx Packet SMD Error Counter Interrupt Mask Setting this bit masks the interrupt when the R Rx_Packet_SMD_Err_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx Packet SMD Error Counter Interrupt..,1: MMC Rx Packet SMD Error Counter Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 0. "PAECIM,MMC Rx Packet Assembly Error Counter Interrupt Mask Setting this bit masks the interrupt when the R Rx_Packet_Assemble_Err_Cntr counter reaches half of the maximum value or the maximum value" "0: MMC Rx Packet Assembly Error Counter..,1: MMC Rx Packet Assembly Error Counter.."
|
|
rgroup.long 0x8C8++0x03
|
|
line.long 0x00 "MAC_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR,MMC Receive Packet Reassembly Error Counter"
|
|
hexmask.long 0x00 0.--31. 1. "PAEC,Rx Packet Assembly Error Counter This field indicates the number of MAC frames with reassembly errors on the Receiver due to mismatch in the Fragment Count value"
|
|
rgroup.long 0x8CC++0x03
|
|
line.long 0x00 "MAC_MMC_RX_PACKET_SMD_ERR_CNTR,MMC Receive Packet SMD Error Counter"
|
|
hexmask.long 0x00 0.--31. 1. "PSEC,Rx Packet SMD Error Counter This field indicates the number of MAC frames rejected due to unknown SMD value and MAC frame fragments rejected due to arriving with an SMD-C when there was no preceding preempted frame"
|
|
rgroup.long 0x8D0++0x03
|
|
line.long 0x00 "MAC_MMC_RX_PACKET_ASSEMBLY_OK_CNTR,MMC Receive Packet Successful Reassembly Counter"
|
|
hexmask.long 0x00 0.--31. 1. "PAOC,Rx Packet Assembly OK Counter This field indicates the number of MAC frames that were successfully reassembled and delivered to MAC"
|
|
rgroup.long 0x8D4++0x03
|
|
line.long 0x00 "MAC_MMC_RX_FPE_FRAGMENT_CNTR,MMC FPE Received Fragment Counter"
|
|
hexmask.long 0x00 0.--31. 1. "FFC,Rx FPE Fragment Counter This field indicates the number of additional mPackets received due to preemption Exists when at least one of the RX/TX MMC counters are enabled during FPE Enabled configuration"
|
|
group.long 0x900++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL0,Layer 3 and Layer 4 Control of Filter 0"
|
|
bitfld.long 0x00 28. "DMCHEN0,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN0,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM0,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM0,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM0,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM0,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN0,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM0,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM0,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM0,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM0,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM0,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM0,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN0,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0x904++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS0,Layer 4 Address 0"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP0,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP0,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0x910++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG0,Layer 3 Address 0 Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "L3A00,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x914++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG0,Layer 3 Address 1 Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "L3A10,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x918++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG0,Layer 3 Address 2 Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "L3A20,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x91C++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG0,Layer 3 Address 3 Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "L3A30,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x930++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL1,Layer 3 and Layer 4 Control of Filter 1"
|
|
bitfld.long 0x00 28. "DMCHEN1,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN1,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM1,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM1,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM1,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM1,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN1,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM1,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM1,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM1,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM1,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM1,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM1,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN1,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0x934++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS1,Layer 4 Address 0"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP1,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP1,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0x940++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG1,Layer 3 Address 0 Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "L3A01,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x944++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG1,Layer 3 Address 1 Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "L3A11,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x948++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG1,Layer 3 Address 2 Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "L3A21,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x94C++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG1,Layer 3 Address 3 Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "L3A31,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x960++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL2,Layer 3 and Layer 4 Control of Filter 2"
|
|
bitfld.long 0x00 28. "DMCHEN2,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN2,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM2,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM2,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM2,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM2,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN2,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM2,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM2,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM2,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM2,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM2,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM2,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN2,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0x964++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS2,Layer 4 Address 2"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP2,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP2,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0x970++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG2,Layer 3 Address 0 Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "L3A02,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x974++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG2,Layer 3 Address 0 Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "L3A12,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x978++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG2,Layer 3 Address 2 Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "L3A22,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x97C++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG2,Layer 3 Address 3 Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "L3A32,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x990++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL3,Layer 3 and Layer 4 Control of Filter 3"
|
|
bitfld.long 0x00 28. "DMCHEN3,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN3,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM3,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM3,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM3,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM3,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN3,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM3,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM3,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM3,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM3,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM3,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM3,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN3,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0x994++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS3,Layer 4 Address 3"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP3,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP3,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0x9A0++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG3,Layer 3 Address 0 Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "L3A03,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9A4++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG3,Layer 3 Address 1 Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "L3A13,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9A8++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG3,Layer 3 Address 2 Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "L3A23,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9AC++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG3,Layer 3 Address 3 Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "L3A33,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9C0++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL4,Layer 3 and Layer 4 Control of Filter 4"
|
|
bitfld.long 0x00 28. "DMCHEN4,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN4,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM4,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM4,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM4,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM4,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN4,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM4,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM4,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM4,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM4,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM4,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM4,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN4,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0x9C4++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS4,Layer 4 Address 4"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP4,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP4,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0x9D0++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG4,Layer 3 Address 0 Register 4"
|
|
hexmask.long 0x00 0.--31. 1. "L3A04,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9D4++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG4,Layer 3 Address 1 Register 4"
|
|
hexmask.long 0x00 0.--31. 1. "L3A14,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9D8++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG4,Layer 3 Address 2 Register 4"
|
|
hexmask.long 0x00 0.--31. 1. "L3A24,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9DC++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG4,Layer 3 Address 3 Register 4"
|
|
hexmask.long 0x00 0.--31. 1. "L3A34,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0x9F0++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL5,Layer 3 and Layer 4 Control of Filter 5"
|
|
bitfld.long 0x00 28. "DMCHEN5,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN5,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM5,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM5,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM5,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM5,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN5,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM5,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM5,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM5,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM5,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM5,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM5,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN5,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0x9F4++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS5,Layer 4 Address 5"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP5,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP5,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0xA00++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG5,Layer 3 Address 0 Register 5"
|
|
hexmask.long 0x00 0.--31. 1. "L3A05,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA04++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG5,Layer 3 Address 1 Register 5"
|
|
hexmask.long 0x00 0.--31. 1. "L3A15,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA08++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG5,Layer 3 Address 2 Register 5"
|
|
hexmask.long 0x00 0.--31. 1. "L3A25,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA0C++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG5,Layer 3 Address 3 Register 5"
|
|
hexmask.long 0x00 0.--31. 1. "L3A35,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA20++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL6,Layer 3 and Layer 4 Control of Filter 6"
|
|
bitfld.long 0x00 28. "DMCHEN6,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN6,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM6,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM6,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM6,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM6,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN6,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM6,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM6,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM6,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM6,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM6,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM6,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN6,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0xA24++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS6,Layer 4 Address 6"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP6,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP6,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0xA30++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG6,Layer 3 Address 0 Register 6"
|
|
hexmask.long 0x00 0.--31. 1. "L3A06,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA34++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG6,Layer 3 Address 1 Register 6"
|
|
hexmask.long 0x00 0.--31. 1. "L3A16,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA38++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG6,Layer 3 Address 2 Register 6"
|
|
hexmask.long 0x00 0.--31. 1. "L3A26,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA3C++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG6,Layer 3 Address 3 Register 6"
|
|
hexmask.long 0x00 0.--31. 1. "L3A36,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA50++0x03
|
|
line.long 0x00 "MAC_L3_L4_CONTROL7,Layer 3 and Layer 4 Control of Filter 0"
|
|
bitfld.long 0x00 28. "DMCHEN7,DMA Channel Select Enable When set this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter" "0: DMA Channel Select is disabled,1: DMA Channel Select is enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "DMCHN7,DMA Channel Number When DMCHEN is set high this field selects the DMA Channel number to which the packet passed by this filter is routed" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "L4DPIM7,Layer 4 Destination Port Inverse Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for inverse matching" "0: Layer 4 Destination Port Inverse Match is..,1: Layer 4 Destination Port Inverse Match is.."
|
|
newline
|
|
bitfld.long 0x00 20. "L4DPM7,Layer 4 Destination Port Match Enable When this bit is set the Layer 4 Destination Port number field is enabled for matching" "0: Layer 4 Destination Port Match is disabled,1: Layer 4 Destination Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "L4SPIM7,Layer 4 Source Port Inverse Match Enable When this bit is set the Layer 4 Source Port number field is enabled for inverse matching" "0: Layer 4 Source Port Inverse Match is disabled,1: Layer 4 Source Port Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "L4SPM7,Layer 4 Source Port Match Enable When this bit is set the Layer 4 Source Port number field is enabled for matching" "0: Layer 4 Source Port Match is disabled,1: Layer 4 Source Port Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "L4PEN7,Layer 4 Protocol Enable When this bit is set the Source and Destination Port number fields of UDP packets are used for matching" "0: Layer 4 Protocol is disabled,1: Layer 4 Protocol is enabled"
|
|
newline
|
|
bitfld.long 0x00 11.--15. "L3HDBM7,Layer 3 IP DA Higher Bits Match IPv4 Packets: This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 6.--10. "L3HSBM7,Layer 3 IP SA Higher Bits Match IPv4 Packets: This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "L3DAIM7,Layer 3 IP DA Inverse Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for inverse matching" "0: Layer 3 IP DA Inverse Match is disabled,1: Layer 3 IP DA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "L3DAM7,Layer 3 IP DA Match Enable When this bit is set the Layer 3 IP Destination Address field is enabled for matching" "0: Layer 3 IP DA Match is disabled,1: Layer 3 IP DA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "L3SAIM7,Layer 3 IP SA Inverse Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for inverse matching" "0: Layer 3 IP SA Inverse Match is disabled,1: Layer 3 IP SA Inverse Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "L3SAM7,Layer 3 IP SA Match Enable When this bit is set the Layer 3 IP Source Address field is enabled for matching" "0: Layer 3 IP SA Match is disabled,1: Layer 3 IP SA Match is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "L3PEN7,Layer 3 Protocol Enable When this bit is set the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets" "0: Layer 3 Protocol is disabled,1: Layer 3 Protocol is enabled"
|
|
group.long 0xA54++0x03
|
|
line.long 0x00 "MAC_LAYER4_ADDRESS7,Layer 4 Address 7"
|
|
hexmask.long.word 0x00 16.--31. 1. "L4DP7,Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "L4SP7,Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets"
|
|
group.long 0xA60++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR0_REG7,Layer 3 Address 0 Register 7"
|
|
hexmask.long 0x00 0.--31. 1. "L3A07,Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[31:0] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA64++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR1_REG7,Layer 3 Address 1 Register 7"
|
|
hexmask.long 0x00 0.--31. 1. "L3A17,Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[63:32] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA68++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR2_REG7,Layer 3 Address 2 Register 7"
|
|
hexmask.long 0x00 0.--31. 1. "L3A27,Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[95:64] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xA6C++0x03
|
|
line.long 0x00 "MAC_LAYER3_ADDR3_REG7,Layer 3 Address 3 Register 7"
|
|
hexmask.long 0x00 0.--31. 1. "L3A37,Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_CONTROL0 register this field contains the value to be matched with Bits[127:96] of the IP Source Address field in the IPv6 packets"
|
|
group.long 0xB00++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_CONTROL,Timestamp Control"
|
|
bitfld.long 0x00 28. "AV8021ASMEN,AV 802" "0: AV 802.1AS Mode is disabled,1: AV 802.1AS Mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 24. "TXTSSTSM,Transmit Timestamp Status Mode When this bit is set the MAC overwrites the earlier transmit timestamp status even if it is not read by the software" "0: Transmit Timestamp Status Mode is disabled,1: Transmit Timestamp Status Mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "ESTI,External System Time Input When this bit is set the MAC uses the external 64-bit reference System Time input for the following: - To take the timestamp provided as status - To insert the timestamp in transmit PTP packets when One-step Timestamp or.." "0: External System Time Input is disabled,1: External System Time Input is enabled"
|
|
newline
|
|
bitfld.long 0x00 19. "CSC,Enable checksum correction during OST for PTP over UDP/IPv4 packets When this bit is set the last two bytes of PTP message sent over UDP/IPv4 is updated to keep the UDP checksum correct for changes made to origin timestamp and/or correction field as.." "0: checksum correction during OST for PTP over..,1: checksum correction during OST for PTP over.."
|
|
newline
|
|
bitfld.long 0x00 18. "TSENMACADDR,Enable MAC Address for PTP Packet Filtering When this bit is set the DA MAC address (that matches any MAC Address register) is used to filter the PTP packets when PTP is directly sent over Ethernet" "0: MAC Address for PTP Packet Filtering is..,1: MAC Address for PTP Packet Filtering is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "SNAPTYPSEL,Select PTP packets for Taking Snapshots These bits along with Bits 15 and 14 decide the set of PTP packet types for which snapshot needs to be taken" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 15. "TSMSTRENA,Enable Snapshot for Messages Relevant to Master When this bit is set the snapshot is taken only for the messages that are relevant to the master node" "0: Snapshot for Messages Relevant to Master is..,1: Snapshot for Messages Relevant to Master is.."
|
|
newline
|
|
bitfld.long 0x00 14. "TSEVNTENA,Enable Timestamp Snapshot for Event Messages When this bit is set the timestamp snapshot is taken only for event messages (SYNC Delay_Req Pdelay_Req or Pdelay_Resp)" "0: Timestamp Snapshot for Event Messages is..,1: Timestamp Snapshot for Event Messages is.."
|
|
newline
|
|
bitfld.long 0x00 13. "TSIPV4ENA,Enable Processing of PTP Packets Sent over IPv4-UDP When this bit is set the MAC receiver processes the PTP packets encapsulated in IPv4-UDP packets" "0: Processing of PTP Packets Sent over IPv4-UDP..,1: Processing of PTP Packets Sent over IPv4-UDP.."
|
|
newline
|
|
bitfld.long 0x00 12. "TSIPV6ENA,Enable Processing of PTP Packets Sent over IPv6-UDP When this bit is set the MAC receiver processes the PTP packets encapsulated in IPv6-UDP packets" "0: Processing of PTP Packets Sent over IPv6-UDP..,1: Processing of PTP Packets Sent over IPv6-UDP.."
|
|
newline
|
|
bitfld.long 0x00 11. "TSIPENA,Enable Processing of PTP over Ethernet Packets When this bit is set the MAC receiver processes the PTP packets encapsulated directly in the Ethernet packets" "0: Processing of PTP over Ethernet Packets is..,1: Processing of PTP over Ethernet Packets is.."
|
|
newline
|
|
bitfld.long 0x00 10. "TSVER2ENA,Enable PTP Packet Processing for Version 2 Format When this bit is set the IEEE 1588 version 2 format is used to process the PTP packets" "0: PTP Packet Processing for Version 2 Format is..,1: PTP Packet Processing for Version 2 Format is.."
|
|
newline
|
|
bitfld.long 0x00 9. "TSCTRLSSR,Timestamp Digital or Binary Rollover Control When this bit is set the Timestamp Low register rolls over after 0x3B9A_C9FF value (that is 1 nanosecond accuracy) and increments the timestamp (High) seconds" "0: Timestamp Digital or Binary Rollover Control..,1: Timestamp Digital or Binary Rollover Control.."
|
|
newline
|
|
bitfld.long 0x00 8. "TSENALL,Enable Timestamp for All Packets When this bit is set the timestamp snapshot is enabled for all packets received by the MAC" "0: Timestamp for All Packets disabled,1: Timestamp for All Packets enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "PTGE,Presentation Time Generation Enable When this bit is set the Presentation Time generation will be enabled" "0: Presentation Time Generation is disabled,1: Presentation Time Generation is enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "TSADDREG,Update Addend Register When this bit is set the content of the Timestamp Addend register is updated in the PTP block for fine correction" "0: Addend Register is not updated,1: Addend Register is updated"
|
|
newline
|
|
bitfld.long 0x00 3. "TSUPDT,Update Timestamp When this bit is set the system time is updated (added or subtracted) with the value specified in MAC_System_Time_Seconds_Update and MAC_System_Time_Nanoseconds_Update registers" "0: Timestamp is not updated,1: Timestamp is updated"
|
|
newline
|
|
bitfld.long 0x00 2. "TSINIT,Initialize Timestamp When this bit is set the system time is initialized (overwritten) with the value specified in the MAC_System_Time_Seconds_Update and MAC_System_Time_Nanoseconds_Update registers" "0: Timestamp is not initialized,1: Timestamp is initialized"
|
|
newline
|
|
bitfld.long 0x00 1. "TSCFUPDT,Fine or Coarse Timestamp Update When this bit is set the Fine method is used to update system timestamp" "0: Coarse method is used to update system..,1: Fine method is used to update system timestamp"
|
|
newline
|
|
bitfld.long 0x00 0. "TSENA,Enable Timestamp When this bit is set the timestamp is added for Transmit and Receive packets" "0: Timestamp is disabled,1: Timestamp is enabled"
|
|
group.long 0xB04++0x03
|
|
line.long 0x00 "MAC_SUB_SECOND_INCREMENT,Subsecond Increment"
|
|
hexmask.long.byte 0x00 16.--23. 1. "SSINC,Sub-second Increment Value The value programmed in this field is accumulated every clock cycle (of clk_ptp_i) with the contents of the sub-second register"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "SNSINC,Sub-nanosecond Increment Value This field contains the sub-nanosecond increment value represented in nanoseconds multiplied by 2^8"
|
|
rgroup.long 0xB08++0x03
|
|
line.long 0x00 "MAC_SYSTEM_TIME_SECONDS,System Time Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "TSS,Timestamp Second The value in this field indicates the current value in seconds of the System Time maintained by the MAC"
|
|
rgroup.long 0xB0C++0x03
|
|
line.long 0x00 "MAC_SYSTEM_TIME_NANOSECONDS,System Time Nanoseconds"
|
|
hexmask.long 0x00 0.--30. 1. "TSSS,Timestamp Sub Seconds The value in this field has the sub-second representation of time with an accuracy of 0"
|
|
group.long 0xB10++0x03
|
|
line.long 0x00 "MAC_SYSTEM_TIME_SECONDS_UPDATE,System Time Seconds Update"
|
|
hexmask.long 0x00 0.--31. 1. "TSS,Timestamp Seconds The value in this field is the seconds part of the update"
|
|
group.long 0xB14++0x03
|
|
line.long 0x00 "MAC_SYSTEM_TIME_NANOSECONDS_UPDATE,System Time Nanoseconds Update"
|
|
bitfld.long 0x00 31. "ADDSUB,Add or Subtract Time When this bit is set the time value is subtracted with the contents of the update register" "0: Add time,1: Subtract time"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "TSSS,Timestamp Sub Seconds The value in this field is the sub-seconds part of the update"
|
|
group.long 0xB18++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_ADDEND,Timestamp Addend"
|
|
hexmask.long 0x00 0.--31. 1. "TSAR,Timestamp Addend Register This field indicates the 32-bit time value to be added to the Accumulator register to achieve time synchronization"
|
|
group.long 0xB1C++0x03
|
|
line.long 0x00 "MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS,System Time - Higher Word Seconds"
|
|
hexmask.long.word 0x00 0.--15. 1. "TSHWR,Timestamp Higher Word Register This field contains the most-significant 16-bits of timestamp seconds value"
|
|
rgroup.long 0xB20++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_STATUS,Timestamp Status"
|
|
bitfld.long 0x00 25.--29. "ATSNS,Number of Auxiliary Timestamp Snapshots This field indicates the number of Snapshots available in the FIFO" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 24. "ATSSTM,Auxiliary Timestamp Snapshot Trigger Missed This bit is set when the Auxiliary timestamp snapshot FIFO is full and external trigger was set" "0: Auxiliary Timestamp Snapshot Trigger Missed..,1: Auxiliary Timestamp Snapshot Trigger Missed.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "ATSSTN,Auxiliary Timestamp Snapshot Trigger Identifier These bits identify the Auxiliary trigger inputs for which the timestamp available in the Auxiliary Snapshot Register is applicable" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "TXTSSIS,Tx Timestamp Status Interrupt Status In non-EQOS_CORE configurations when drop transmit status is enabled in MTL this bit is set when the captured transmit timestamp is updated in the MAC_TX_TIMESTAMP_STATUS_NANOSECONDS and.." "0: Tx Timestamp Status Interrupt status not..,1: Tx Timestamp Status Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 9. "TSTRGTERR3,Timestamp Target Time Error This bit is set when the latest target time programmed in the MAC_PPS3_TARGET_TIME_SECONDS and MAC_PPS3_TARGET_TIME_NANOSECONDS registers elapses" "0: Timestamp Target Time Error status not detected,1: Timestamp Target Time Error status detected"
|
|
newline
|
|
bitfld.long 0x00 8. "TSTARGT3,Timestamp Target Time Reached for Target Time PPS3 When this bit is set it indicates that the value of system time is greater than or equal to the value specified in the MAC_PPS3_TARGET_TIME_SECONDS and MAC_PPS3_TARGET_TIME_NANOSECONDS registers" "0: Timestamp Target Time Reached for Target Time..,1: Timestamp Target Time Reached for Target Time.."
|
|
newline
|
|
bitfld.long 0x00 7. "TSTRGTERR2,Timestamp Target Time Error This bit is set when the latest target time programmed in the MAC_PPS2_TARGET_TIME_SECONDS and MAC_PPS2_TARGET_TIME_NANOSECONDS registers elapses" "0: Timestamp Target Time Error status not detected,1: Timestamp Target Time Error status detected"
|
|
newline
|
|
bitfld.long 0x00 6. "TSTARGT2,Timestamp Target Time Reached for Target Time PPS2 When set this bit indicates that the value of system time is greater than or equal to the value specified in the MAC_PPS2_TARGET_TIME_SECONDS and MAC_PPS2_TARGET_TIME_NANOSECONDS registers" "0: Timestamp Target Time Reached for Target Time..,1: Timestamp Target Time Reached for Target Time.."
|
|
newline
|
|
bitfld.long 0x00 5. "TSTRGTERR1,Timestamp Target Time Error This bit is set when the latest target time programmed in the MAC_PPS1_TARGET_TIME_SECONDS and MAC_PPS1_TARGET_TIME_NANOSECONDS registers elapses" "0: Timestamp Target Time Error status not detected,1: Timestamp Target Time Error status detected"
|
|
newline
|
|
bitfld.long 0x00 4. "TSTARGT1,Timestamp Target Time Reached for Target Time PPS1 When set this bit indicates that the value of system time is greater than or equal to the value specified in the MAC_PPS1_TARGET_TIME_SECONDS and MAC_PPS1_TARGET_TIME_NANOSECONDS registers" "0: Timestamp Target Time Reached for Target Time..,1: Timestamp Target Time Reached for Target Time.."
|
|
newline
|
|
bitfld.long 0x00 3. "TSTRGTERR0,Timestamp Target Time Error This bit is set when the latest target time programmed in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds registers elapses" "0: Timestamp Target Time Error status not detected,1: Timestamp Target Time Error status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "AUXTSTRIG,Auxiliary Timestamp Trigger Snapshot This bit is set high when the auxiliary snapshot is written to the FIFO" "0: Auxiliary Timestamp Trigger Snapshot status..,1: Auxiliary Timestamp Trigger Snapshot status.."
|
|
newline
|
|
bitfld.long 0x00 1. "TSTARGT0,Timestamp Target Time Reached When set this bit indicates that the value of system time is greater than or equal to the value specified in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds registers" "0: Timestamp Target Time Reached status not..,1: Timestamp Target Time Reached status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TSSOVF,Timestamp Seconds Overflow When this bit is set it indicates that the seconds value of the timestamp (when supporting version 2 format) has overflowed beyond 32'hFFFF_FFFF" "0: Timestamp Seconds Overflow status not detected,1: Timestamp Seconds Overflow status detected"
|
|
rgroup.long 0xB30++0x03
|
|
line.long 0x00 "MAC_TX_TIMESTAMP_STATUS_NANOSECONDS,Transmit Timestamp Status Nanoseconds"
|
|
bitfld.long 0x00 31. "TXTSSMIS,Transmit Timestamp Status Missed When this bit is set it indicates one of the following: - The timestamp of the current packet is ignored if TXTSSTSM bit of the TIMESTAMP_CONTROL register is reset - The timestamp of the previous packet is.." "0: Transmit Timestamp Status Missed status not..,1: Transmit Timestamp Status Missed status.."
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "TXTSSLO,Transmit Timestamp Status Low This field contains the 31 bits of the Nanoseconds field of the Transmit packet's captured timestamp"
|
|
rgroup.long 0xB34++0x03
|
|
line.long 0x00 "MAC_TX_TIMESTAMP_STATUS_SECONDS,Transmit Timestamp Status Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "TXTSSHI,Transmit Timestamp Status High This field contains the lower 32 bits of the Seconds field of Transmit packet's captured timestamp"
|
|
group.long 0xB40++0x03
|
|
line.long 0x00 "MAC_AUXILIARY_CONTROL,Auxiliary Timestamp Control"
|
|
bitfld.long 0x00 7. "ATSEN3,Auxiliary Snapshot 3 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 3" "0: Auxiliary Snapshot i is disabled,1: Auxiliary Snapshot i is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "ATSEN2,Auxiliary Snapshot 2 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 2" "0: Auxiliary Snapshot i is disabled,1: Auxiliary Snapshot i is enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "ATSEN1,Auxiliary Snapshot 1 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 1" "0: Auxiliary Snapshot i is disabled,1: Auxiliary Snapshot i is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "ATSEN0,Auxiliary Snapshot 0 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 0" "0: Auxiliary Snapshot i is disabled,1: Auxiliary Snapshot i is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ATSFC,Auxiliary Snapshot FIFO Clear When set this bit resets the pointers of the Auxiliary Snapshot FIFO" "0: Auxiliary Snapshot FIFO Clear is disabled,1: Auxiliary Snapshot FIFO Clear is enabled"
|
|
rgroup.long 0xB48++0x03
|
|
line.long 0x00 "MAC_AUXILIARY_TIMESTAMP_NANOSECONDS,Auxiliary Timestamp Nanoseconds"
|
|
hexmask.long 0x00 0.--30. 1. "AUXTSLO,Auxiliary Timestamp Contains the lower 31 bits (nanoseconds field) of the auxiliary timestamp"
|
|
rgroup.long 0xB4C++0x03
|
|
line.long 0x00 "MAC_AUXILIARY_TIMESTAMP_SECONDS,Auxiliary Timestamp Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "AUXTSHI,Auxiliary Timestamp Contains the lower 32 bits of the Seconds field of the auxiliary timestamp"
|
|
group.long 0xB50++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_INGRESS_ASYM_CORR,Timestamp Ingress Asymmetry Correction"
|
|
hexmask.long 0x00 0.--31. 1. "OSTIAC,One-Step Timestamp Ingress Asymmetry Correction This field contains the ingress path asymmetry value to be added to correctionField of Pdelay_Resp PTP packet"
|
|
group.long 0xB54++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_EGRESS_ASYM_CORR,imestamp Egress Asymmetry Correction"
|
|
hexmask.long 0x00 0.--31. 1. "OSTEAC,One-Step Timestamp Egress Asymmetry Correction This field contains the egress path asymmetry value to be subtracted from correctionField of Pdelay_Resp PTP packet"
|
|
group.long 0xB58++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND,Timestamp Ingress Correction Nanosecond"
|
|
hexmask.long 0x00 0.--31. 1. "TSIC,Timestamp Ingress Correction This field contains the ingress path correction value as defined by the Ingress Correction expression"
|
|
group.long 0xB5C++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND,Timestamp Egress Correction Nanosecond"
|
|
hexmask.long 0x00 0.--31. 1. "TSEC,Timestamp Egress Correction This field contains the nanoseconds part of the egress path correction value as defined by the Egress Correction expression"
|
|
group.long 0xB60++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC,Timestamp Ingress Correction Subnanosecond"
|
|
hexmask.long.byte 0x00 8.--15. 1. "TSICSNS,Timestamp Ingress Correction sub-nanoseconds This field contains the sub-nanoseconds part of the ingress path correction value as defined by the Ingress Correction expression"
|
|
group.long 0xB64++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC,Timestamp Egress Correction Subnanosecond"
|
|
hexmask.long.byte 0x00 8.--15. 1. "TSECSNS,Timestamp Egress Correction sub-nanoseconds This field contains the sub-nanoseconds part of the egress path correction value as defined by the Egress Correction expression"
|
|
rgroup.long 0xB68++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_INGRESS_LATENCY,Timestamp Ingress Latency"
|
|
hexmask.long.word 0x00 16.--27. 1. "ITLNS,Ingress Timestamp Latency in sub-nanoseconds This register holds the average latency in sub-nanoseconds between the input ports (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress timestamp is taken"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "ITLSNS,Ingress Timestamp Latency in nanoseconds This register holds the average latency in nanoseconds between the input ports (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress timestamp is taken"
|
|
rgroup.long 0xB6C++0x03
|
|
line.long 0x00 "MAC_TIMESTAMP_EGRESS_LATENCY,Timestamp Egress Latency"
|
|
hexmask.long.word 0x00 16.--27. 1. "ETLNS,Egress Timestamp Latency in nanoseconds This register holds the average latency in nanoseconds between the actual point (GMII/MII) where the egress timestamp is taken and the output ports (phy_txd_o) of the MAC"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "ETLSNS,Egress Timestamp Latency in sub-nanoseconds This register holds the average latency in sub-nanoseconds between the actual point (GMII/MII) where the egress timestamp is taken and the output ports (phy_txd_o) of the MAC"
|
|
group.long 0xB70++0x03
|
|
line.long 0x00 "MAC_PPS_CONTROL,PPS Control"
|
|
bitfld.long 0x00 31. "MCGREN3,MCGR Mode Enable for PPS3 Output This field enables the 3rd PPS instance to operate in PPS or MCGR mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29.--30. "TRGTMODSEL3,Target Time Register Mode for PPS3 Output This field indicates the Target Time registers (MAC_PPS3_TARGET_TIME_SECONDS and MAC_PPS3_TARGET_TIME_NANOSECONDS) mode for PPS3 output signal" "0: Target Time registers are programmed only for..,?,2: Target Time registers are programmed for..,3: Target Time registers are programmed only for.."
|
|
newline
|
|
bitfld.long 0x00 24.--27. "PPSCMD3,Flexible PPS3 Output Control This field controls the flexible PPS3 output (ptp_pps_o[3]) signal" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 23. "MCGREN2,MCGR Mode Enable for PPS2 Output This field enables the 2nd PPS instance to operate in PPS or MCGR mode" "0: 2nd PPS instance is disabled to operate in..,1: 2nd PPS instance is enabled to operate in PPS.."
|
|
newline
|
|
bitfld.long 0x00 21.--22. "TRGTMODSEL2,Target Time Register Mode for PPS2 Output This field indicates the Target Time registers (MAC_PPS2_TARGET_TIME_SECONDS and MAC_PPS2_TARGET_TIME_NANOSECONDS) mode for PPS2 output signal" "0: Target Time registers are programmed only for..,?,2: Target Time registers are programmed for..,3: Target Time registers are programmed only for.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "PPSCMD2,Flexible PPS2 Output Control This field controls the flexible PPS2 output (ptp_pps_o[2]) signal" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "MCGREN1,MCGR Mode Enable for PPS1 Output This field enables the 1st PPS instance to operate in PPS or MCGR mode" "0: 1st PPS instance is disabled to operate in..,1: 1st PPS instance is enabled to operate in PPS.."
|
|
newline
|
|
bitfld.long 0x00 13.--14. "TRGTMODSEL1,Target Time Register Mode for PPS1 Output This field indicates the Target Time registers (MAC_PPS1_TARGET_TIME_SECONDS and MAC_PPS1_TARGET_TIME_NANOSECONDS) mode for PPS1 output signal" "0: Target Time registers are programmed only for..,?,2: Target Time registers are programmed for..,3: Target Time registers are programmed only for.."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "PPSCMD1,Flexible PPS1 Output Control This field controls the flexible PPS1 output (ptp_pps_o[1]) signal" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "MCGREN0,MCGR Mode Enable for PPS0 Output This field enables the 0th PPS instance to operate in PPS or MCGR mode" "0: 0th PPS instance is enabled to operate in PPS..,1: 0th PPS instance is enabled to operate in.."
|
|
newline
|
|
bitfld.long 0x00 5.--6. "TRGTMODSEL0,Target Time Register Mode for PPS0 Output This field indicates the Target Time registers (MAC_PPS0_TARGET_TIME_SECONDS and MAC_PPS0_TARGET_TIME_NANOSECONDS) mode for PPS0 output signal" "0: Target Time registers are programmed only for..,?,2: Target Time registers are programmed for..,3: Target Time registers are programmed only for.."
|
|
newline
|
|
bitfld.long 0x00 4. "PPSEN0,Flexible PPS Output Mode Enable When this bit is set Bits[3:0] function as PPSCMD" "0: Flexible PPS Output Mode is disabled,1: Flexible PPS Output Mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "PPSCTRL_PPSCMD,PPS Output Frequency Control This field controls the frequency of the PPS0 output (ptp_pps_o[0]) signal" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xB80++0x03
|
|
line.long 0x00 "MAC_PPS0_TARGET_TIME_SECONDS,PPS0 Target Time Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "TSTRH0,PPS Target Time Seconds Register This field stores the time in seconds"
|
|
group.long 0xB84++0x03
|
|
line.long 0x00 "MAC_PPS0_TARGET_TIME_NANOSECONDS,PPS0 Target Time Nanoseconds"
|
|
bitfld.long 0x00 31. "TRGTBUSY0,PPS Target Time Register Busy The MAC sets this bit when the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or 011" "0: PPS Target Time Register Busy status is not..,1: PPS Target Time Register Busy is detected"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "TTSL0,Target Time Low for PPS Register This register stores the time in (signed) nanoseconds"
|
|
group.long 0xB88++0x03
|
|
line.long 0x00 "MAC_PPS0_INTERVAL,PPS0 Interval"
|
|
hexmask.long 0x00 0.--31. 1. "PPSINT0,PPS Output Signal Interval These bits store the interval between the rising edges of PPS0 signal output"
|
|
group.long 0xB8C++0x03
|
|
line.long 0x00 "MAC_PPS0_WIDTH,PPS0 Width"
|
|
hexmask.long 0x00 0.--31. 1. "PPSWIDTH0,PPS Output Signal Width These bits store the width between the rising edge and corresponding falling edge of PPS0 signal output"
|
|
group.long 0xB90++0x03
|
|
line.long 0x00 "MAC_PPS1_TARGET_TIME_SECONDS,PPS1 Target Time Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "TSTRH1,PPS Target Time Seconds Register This field stores the time in seconds"
|
|
group.long 0xB94++0x03
|
|
line.long 0x00 "MAC_PPS1_TARGET_TIME_NANOSECONDS,PPS1 Target Time Nanoseconds"
|
|
bitfld.long 0x00 31. "TRGTBUSY1,PPS Target Time Register Busy The MAC sets this bit when the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or 011" "0: PPS Target Time Register Busy status is not..,1: PPS Target Time Register Busy is detected"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "TTSL1,Target Time Low for PPS Register This register stores the time in (signed) nanoseconds"
|
|
group.long 0xB98++0x03
|
|
line.long 0x00 "MAC_PPS1_INTERVAL,PPS1 Interval"
|
|
hexmask.long 0x00 0.--31. 1. "PPSINT1,PPS Output Signal Interval These bits store the interval between the rising edges of PPS0 signal output"
|
|
group.long 0xB9C++0x03
|
|
line.long 0x00 "MAC_PPS1_WIDTH,PPS1 Width"
|
|
hexmask.long 0x00 0.--31. 1. "PPSWIDTH1,PPS Output Signal Width These bits store the width between the rising edge and corresponding falling edge of PPS0 signal output"
|
|
group.long 0xBA0++0x03
|
|
line.long 0x00 "MAC_PPS2_TARGET_TIME_SECONDS,PPS2 Target Time Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "TSTRH2,PPS Target Time Seconds Register This field stores the time in seconds"
|
|
group.long 0xBA4++0x03
|
|
line.long 0x00 "MAC_PPS2_TARGET_TIME_NANOSECONDS,PPS2 Target Time Nanoseconds"
|
|
bitfld.long 0x00 31. "TRGTBUSY2,PPS Target Time Register Busy The MAC sets this bit when the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or 011" "0: PPS Target Time Register Busy status is not..,1: PPS Target Time Register Busy is detected"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "TTSL2,Target Time Low for PPS Register This register stores the time in (signed) nanoseconds"
|
|
group.long 0xBA8++0x03
|
|
line.long 0x00 "MAC_PPS2_INTERVAL,PPS2 Interval"
|
|
hexmask.long 0x00 0.--31. 1. "PPSINT2,PPS Output Signal Interval These bits store the interval between the rising edges of PPS0 signal output"
|
|
group.long 0xBAC++0x03
|
|
line.long 0x00 "MAC_PPS2_WIDTH,PPS2 Width"
|
|
hexmask.long 0x00 0.--31. 1. "PPSWIDTH2,PPS Output Signal Width These bits store the width between the rising edge and corresponding falling edge of PPS0 signal output"
|
|
group.long 0xBB0++0x03
|
|
line.long 0x00 "MAC_PPS3_TARGET_TIME_SECONDS,PPS3 Target Time Seconds"
|
|
hexmask.long 0x00 0.--31. 1. "TSTRH3,PPS Target Time Seconds Register This field stores the time in seconds"
|
|
group.long 0xBB4++0x03
|
|
line.long 0x00 "MAC_PPS3_TARGET_TIME_NANOSECONDS,PPS3 Target Time Nanoseconds"
|
|
bitfld.long 0x00 31. "TRGTBUSY3,PPS Target Time Register Busy The MAC sets this bit when the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or 011" "0: PPS Target Time Register Busy status is not..,1: PPS Target Time Register Busy is detected"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "TTSL3,Target Time Low for PPS Register This register stores the time in (signed) nanoseconds"
|
|
group.long 0xBB8++0x03
|
|
line.long 0x00 "MAC_PPS3_INTERVAL,PPS3 Interval"
|
|
hexmask.long 0x00 0.--31. 1. "PPSINT3,PPS Output Signal Interval These bits store the interval between the rising edges of PPS0 signal output"
|
|
group.long 0xBBC++0x03
|
|
line.long 0x00 "MAC_PPS3_WIDTH,PPS3 Width"
|
|
hexmask.long 0x00 0.--31. 1. "PPSWIDTH3,PPS Output Signal Width These bits store the width between the rising edge and corresponding falling edge of PPS0 signal output"
|
|
group.long 0xBC0++0x03
|
|
line.long 0x00 "MAC_PTO_CONTROL,PTP Offload Engine Control"
|
|
hexmask.long.byte 0x00 8.--15. 1. "DN,Domain Number This field indicates the domain Number in which the PTP node is operating"
|
|
newline
|
|
bitfld.long 0x00 7. "PDRDIS,Disable Peer Delay Response response generation When this bit is set the Peer Delay Response (Pdelay_Resp) response is not be generated for received Peer Delay Request (Pdelay_Req) request packet as required by the programmed mode" "0: Peer Delay Response response generation is..,1: Peer Delay Response response generation is.."
|
|
newline
|
|
bitfld.long 0x00 6. "DRRDIS,Disable PTO Delay Request/Response response generation When this bit is set the Delay Request and Delay response is not generated for received SYNC and Delay request packet respectively as required by the programmed mode" "0: PTO Delay Request/Response response..,1: PTO Delay Request/Response response.."
|
|
newline
|
|
bitfld.long 0x00 5. "APDREQTRIG,Automatic PTP Pdelay_Req message Trigger When this bit is set one PTP Pdelay_Req message is transmitted" "0: Automatic PTP Pdelay_Req message Trigger is..,1: Automatic PTP Pdelay_Req message Trigger is.."
|
|
newline
|
|
bitfld.long 0x00 4. "ASYNCTRIG,Automatic PTP SYNC message Trigger When this bit is set one PTP SYNC message is transmitted" "0: Automatic PTP SYNC message Trigger is disabled,1: Automatic PTP SYNC message Trigger is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "APDREQEN,Automatic PTP Pdelay_Req message Enable When this bit is set PTP Pdelay_Req message is generated periodically based on interval programmed or trigger from application when the MAC is programmed to be in Peer-to-Peer Transparent mode" "0: Automatic PTP Pdelay_Req message is disabled,1: Automatic PTP Pdelay_Req message is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ASYNCEN,Automatic PTP SYNC message Enable When this bit is set PTP SYNC message is generated periodically based on interval programmed or trigger from application when the MAC is programmed to be in Clock Master mode" "0: Automatic PTP SYNC message is disabled,1: Automatic PTP SYNC message is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PTOEN,PTP Offload Enable When this bit is set the PTP Offload feature is enabled" "0: PTP Offload feature is disabled,1: PTP Offload feature is enabled"
|
|
group.long 0xBC4++0x03
|
|
line.long 0x00 "MAC_SOURCE_PORT_IDENTITY0,Source Port Identity 0"
|
|
hexmask.long 0x00 0.--31. 1. "SPI0,Source Port Identity 0 This field indicates bits [31:0] of sourcePortIdentity of PTP node"
|
|
group.long 0xBC8++0x03
|
|
line.long 0x00 "MAC_SOURCE_PORT_IDENTITY1,Source Port Identity 1"
|
|
hexmask.long 0x00 0.--31. 1. "SPI1,Source Port Identity 1 This field indicates bits [63:32] of sourcePortIdentity of PTP node"
|
|
group.long 0xBCC++0x03
|
|
line.long 0x00 "MAC_SOURCE_PORT_IDENTITY2,Source Port Identity 2"
|
|
hexmask.long.word 0x00 0.--15. 1. "SPI2,Source Port Identity 2 This field indicates bits [79:64] of sourcePortIdentity of PTP node"
|
|
group.long 0xBD0++0x03
|
|
line.long 0x00 "MAC_LOG_MESSAGE_INTERVAL,Log Message Interval"
|
|
hexmask.long.byte 0x00 24.--31. 1. "LMPDRI,Log Min Pdelay_Req Interval This field indicates logMinPdelayReqInterval of PTP node"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "DRSYNCR,Delay_Req to SYNC Ratio In Slave mode it is used for controlling frequency of Delay_Req messages transmitted" "0: DelayReq generated for every received SYNC,1: DelayReq generated every alternate reception..,2: for every 4 SYNC messages,3: for every 8 SYNC messages,4: for every 16 SYNC messages,5: for every 32 SYNC messages,?..."
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "LSI,Log Sync Interval This field indicates the periodicity of the automatically generated SYNC message when the PTP node is Master"
|
|
group.long 0xC00++0x03
|
|
line.long 0x00 "MTL_OPERATION_MODE,MTL Operation Mode"
|
|
bitfld.long 0x00 15. "FRPE,Flexible Rx parser Enable When this bit is set to 1 the Programmable Rx Parser functionality is enabled" "0: Flexible Rx parser is disabled,1: Flexible Rx parser is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "CNTCLR,Counters Reset When this bit is set all counters are reset" "0: Counters are not reset,1: All counters are reset"
|
|
newline
|
|
bitfld.long 0x00 8. "CNTPRST,Counters Preset When this bit is set - MTL_TxQ[0-7]_Underflow register is initialized/preset to 12'h7F0" "0: Counters Preset is disabled,1: Counters Preset is enabled"
|
|
newline
|
|
bitfld.long 0x00 5.--6. "SCHALG,Tx Scheduling Algorithm This field indicates the algorithm for Tx scheduling" "0: WRR algorithm,1: WFQ algorithm when DCB feature is..,2: DWRR algorithm when DCB feature is..,3: Strict priority algorithm"
|
|
newline
|
|
bitfld.long 0x00 2. "RAA,Receive Arbitration Algorithm This field is used to select the arbitration algorithm for the Rx side" "0: Strict priority (SP),1: Weighted Strict Priority (WSP)"
|
|
newline
|
|
bitfld.long 0x00 1. "DTXSTS,Drop Transmit Status When this bit is set the Tx packet status received from the MAC is dropped in the MTL" "0: Drop Transmit Status is disabled,1: Drop Transmit Status is enabled"
|
|
group.long 0xC08++0x03
|
|
line.long 0x00 "MTL_DBG_CTL,FIFO Debug Access Control and Status"
|
|
bitfld.long 0x00 15. "STSIE,Transmit Status Available Interrupt Status Enable When this bit is set an interrupt is generated when Transmit status is available in slave mode" "0: Transmit Packet Available Interrupt Status is..,1: Transmit Packet Available Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 14. "PKTIE,Receive Packet Available Interrupt Status Enable When this bit is set an interrupt is generated when EOP of received packet is written to the Rx FIFO" "0: Receive Packet Available Interrupt Status is..,1: Receive Packet Available Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 12.--13. "FIFOSEL,FIFO Selected for Access This field indicates the FIFO selected for debug access" "0: Tx FIFO,1: Tx Status FIFO (only read access when SLVMOD..,2: TSO FIFO (cannot be accessed when SLVMOD is..,3: Rx FIFO"
|
|
newline
|
|
bitfld.long 0x00 11. "FIFOWREN,FIFO Write Enable When this bit is set it enables the Write operation on selected FIFO when FIFO Debug Access is enabled" "0: FIFO Write is disabled,1: FIFO Write is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "FIFORDEN,FIFO Read Enable When this bit is set it enables the Read operation on selected FIFO when FIFO Debug Access is enabled" "0: FIFO Read is disabled,1: FIFO Read is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "RSTSEL,Reset Pointers of Selected FIFO When this bit is set the pointers of the currently-selected FIFO are reset when FIFO Debug Access is enabled" "0: Reset Pointers of Selected FIFO is disabled,1: Reset Pointers of Selected FIFO is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "RSTALL,Reset All Pointers When this bit is set the pointers of all FIFOs are reset when FIFO Debug Access is enabled" "0: Reset All Pointers is disabled,1: Reset All Pointers is enabled"
|
|
newline
|
|
bitfld.long 0x00 5.--6. "PKTSTATE,Encoded Packet State This field is used to write the control information to the Tx FIFO or Rx FIFO" "0: Packet Data,1: Control Word/Normal Status,2: SOP Data/Last Status,3: EOP Data/EOP"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "BYTEEN,Byte Enables This field indicates the number of data bytes valid in the data register during Write operation" "0: Byte 0 valid,1: Byte 0 and Byte 1 are valid,2: Byte 0 Byte 1 and Byte 2 are valid,3: All four bytes are valid"
|
|
newline
|
|
bitfld.long 0x00 1. "DBGMOD,Debug Mode Access to FIFO When this bit is set it indicates that the current access to the FIFO is read write and debug access" "0: Debug Mode Access to FIFO is disabled,1: Debug Mode Access to FIFO is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FDBGEN,FIFO Debug Access Enable When this bit is set it indicates that the debug mode access to the FIFO is enabled" "0: FIFO Debug Access is disabled,1: FIFO Debug Access is enabled"
|
|
group.long 0xC0C++0x03
|
|
line.long 0x00 "MTL_DBG_STS,FIFO Debug Status"
|
|
hexmask.long.tbyte 0x00 15.--31. 1. "LOCR,Remaining Locations in the FIFO Slave Access Mode: This field indicates the space available in selected FIFO"
|
|
newline
|
|
bitfld.long 0x00 9. "STSI,Transmit Status Available Interrupt Status When set this bit indicates that the Slave mode Tx packet is transmitted and the status is available in Tx Status FIFO" "0: Transmit Status Available Interrupt Status..,1: Transmit Status Available Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 8. "PKTI,Receive Packet Available Interrupt Status When set this bit indicates that MAC layer has written the EOP of received packet to the Rx FIFO" "0: Receive Packet Available Interrupt Status not..,1: Receive Packet Available Interrupt Status.."
|
|
newline
|
|
rbitfld.long 0x00 3.--4. "BYTEEN,Byte Enables This field indicates the number of data bytes valid in the data register during Read operation" "0: Byte 0 valid,1: Byte 0 and Byte 1 are valid,2: Byte 0 Byte 1 and Byte 2 are valid,3: All four bytes are valid"
|
|
newline
|
|
rbitfld.long 0x00 1.--2. "PKTSTATE,Encoded Packet State This field is used to get the control or status information of the selected FIFO" "0: Packet Data,1: Control Word/Normal Status,2: SOP Data/Last Status,3: EOP Data/EOP"
|
|
newline
|
|
rbitfld.long 0x00 0. "FIFOBUSY,FIFO Busy When set this bit indicates that a FIFO operation is in progress in the MAC and content of the following fields is not valid: - All other fields of this register - All fields of the MTL_FIFO_DEBUG_DATA register" "0: FIFO Busy not detected,1: FIFO Busy detected"
|
|
group.long 0xC10++0x03
|
|
line.long 0x00 "MTL_FIFO_DEBUG_DATA,FIFO Debug Data"
|
|
hexmask.long 0x00 0.--31. 1. "FDBGDATA,FIFO Debug Data During debug or slave access write operation this field contains the data to be written to the Tx FIFO Rx FIFO or TSO FIFO"
|
|
rgroup.long 0xC20++0x03
|
|
line.long 0x00 "MTL_INTERRUPT_STATUS,MTL Interrupt Status"
|
|
bitfld.long 0x00 23. "MTLPIS,MTL Rx Parser Interrupt Status This bit indicates that there is an interrupt from Rx Parser Block" "0: MTL Rx Parser Interrupt status not detected,1: MTL Rx Parser Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 18. "ESTIS,EST (TAS- 802" "0: EST (TAS- 802.1Qbv) Interrupt status not..,1: EST (TAS- 802.1Qbv) Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 17. "DBGIS,Debug Interrupt status This bit indicates an interrupt event during the slave access" "0: Debug Interrupt status not detected,1: Debug Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 4. "Q4IS,Queue 4 Interrupt status This bit indicates that there is an interrupt from Queue 4" "0: Queue 4 Interrupt status not detected,1: Queue 4 Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 3. "Q3IS,Queue 3 Interrupt status This bit indicates that there is an interrupt from Queue 3" "0: Queue 3 Interrupt status not detected,1: Queue 3 Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "Q2IS,Queue 2 Interrupt status This bit indicates that there is an interrupt from Queue 2" "0: Queue 2 Interrupt status not detected,1: Queue 2 Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "Q1IS,Queue 1 Interrupt status This bit indicates that there is an interrupt from Queue 1" "0: Queue 1 Interrupt status not detected,1: Queue 1 Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "Q0IS,Queue 0 Interrupt status This bit indicates that there is an interrupt from Queue 0" "0: Queue 0 Interrupt status not detected,1: Queue 0 Interrupt status detected"
|
|
group.long 0xC30++0x03
|
|
line.long 0x00 "MTL_RXQ_DMA_MAP0,Receive Queue and DMA Channel Mapping 0"
|
|
bitfld.long 0x00 28. "Q3DDMACH,Queue 3 Enabled for Dynamic (per packet) DMA Channel Selection When set this bit indicates that the packets received in Queue 3 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in.." "0: Queue 3 disabled for DA-based DMA Channel..,1: Queue 3 enabled for DA-based DMA Channel.."
|
|
newline
|
|
bitfld.long 0x00 24.--26. "Q3MDMACH,Queue 3 Mapped to DMA Channel This field controls the routing of the received packet in Queue 3 to the DMA channel" "0: DMA Channel,1: DMA Channel,2: DMA Channel,3: DMA Channel,4: DMA Channel,5: Reserved,6: Reserved,7: Reserved This field is valid when the"
|
|
newline
|
|
bitfld.long 0x00 20. "Q2DDMACH,Queue 2 Enabled for DA-based DMA Channel Selection When set this bit indicates that the packets received in Queue 2 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4.." "0: Queue 2 disabled for DA-based DMA Channel..,1: Queue 2 enabled for DA-based DMA Channel.."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "Q2MDMACH,Queue 2 Mapped to DMA Channel This field controls the routing of the received packet in Queue 2 to the DMA channel" "0: DMA Channel,1: DMA Channel,2: DMA Channel,3: DMA Channel,4: DMA Channel,5: Reserved,6: Reserved,7: Reserved This field is valid when the"
|
|
newline
|
|
bitfld.long 0x00 12. "Q1DDMACH,Queue 1 Enabled for DA-based DMA Channel Selection When set this bit indicates that the packets received in Queue 1 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4.." "0: Queue 1 disabled for DA-based DMA Channel..,1: Queue 1 enabled for DA-based DMA Channel.."
|
|
newline
|
|
bitfld.long 0x00 8.--10. "Q1MDMACH,Queue 1 Mapped to DMA Channel This field controls the routing of the received packet in Queue 1 to the DMA channel" "0: DMA Channel,1: DMA Channel,2: DMA Channel,3: DMA Channel,4: DMA Channel,5: Reserved,6: Reserved,7: Reserved This field is valid when the"
|
|
newline
|
|
bitfld.long 0x00 4. "Q0DDMACH,Queue 0 Enabled for DA-based DMA Channel Selection When set this bit indicates that the packets received in Queue 0 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4.." "0: Queue 0 disabled for DA-based DMA Channel..,1: Queue 0 enabled for DA-based DMA Channel.."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "Q0MDMACH,Queue 0 Mapped to DMA Channel This field controls the routing of the packet received in Queue 0 to the DMA channel" "0: DMA Channel,1: DMA Channel,2: DMA Channel,3: DMA Channel,4: DMA Channel,5: Reserved,6: Reserved,7: Reserved This field is valid when the"
|
|
group.long 0xC34++0x03
|
|
line.long 0x00 "MTL_RXQ_DMA_MAP1,Receive Queue and DMA Channel Mapping 1"
|
|
bitfld.long 0x00 4. "Q4DDMACH,Queue 4 Enabled for DA-based DMA Channel Selection When set this bit indicates that the packets received in Queue 4 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4.." "0: Queue 4 disabled for DA-based DMA Channel..,1: Queue 4 enabled for DA-based DMA Channel.."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "Q4MDMACH,Queue 4 Mapped to DMA Channel This field controls the routing of the packet received in Queue 4 to the DMA channel" "0: DMA Channel,1: DMA Channel,2: DMA Channel,3: DMA Channel,4: DMA Channel,5: Reserved,6: Reserved,7: Reserved This field is valid when the"
|
|
group.long 0xC40++0x03
|
|
line.long 0x00 "MTL_TBS_CTRL,Time Based Scheduling Control"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "LEOS,Launch Expiry Offset The value in units of 256 nanoseconds that has to be added to the Launch time to compute the Launch Expiry time"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "LEGOS,Launch Expiry GSN Offset The number GSN slots that has to be added to the Launch GSN to compute the Launch Expiry time" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 1. "LEOV,Launch Expiry Offset Valid When set indicates the LEOS field is valid" "0: LEOS field is invalid,1: LEOS field is valid"
|
|
newline
|
|
bitfld.long 0x00 0. "ESTM,EST offset Mode When this bit is set the Launch Time value used in Time Based Scheduling is interpreted as an EST offset value and is added to the Base Time Register (BTR) of the current list" "0: EST offset Mode is disabled,1: EST offset Mode is enabled"
|
|
group.long 0xC50++0x03
|
|
line.long 0x00 "MTL_EST_CONTROL,Enhancements to Scheduled Transmission Control"
|
|
hexmask.long.byte 0x00 24.--31. 1. "PTOV,PTP Time Offset Value The value of PTP Clock period multiplied by 6 in nanoseconds"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "CTOV,Current Time Offset Value Provides a 12 bit time offset value in nano second that is added to the current time to compensate for all the implementation pipeline delays such as the CDC sync delay buffering delays data path delays etc"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "TILS,Time Interval Left Shift Amount This field provides the left shift amount for the programmed Time Interval values used in the Gate Control Lists" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "LCSE,Loop Count to report Scheduling Error Programmable number of GCL list iterations before reporting an HLBS error defined in EST_STATUS register" "0: 4 iterations,1: 8 iterations,2: 16 iterations,3: 32 iterations"
|
|
newline
|
|
bitfld.long 0x00 5. "DFBS,Drop Frames causing Scheduling Error When set frames reported to cause HOL Blocking due to not getting scheduled (HLBS field of EST_STATUS register) after 4 8 16 32 (based on LCSE field of this register) GCL iterations are dropped" "0: Do not Drop Frames causing Scheduling Error,1: Drop Frames causing Scheduling Error"
|
|
newline
|
|
bitfld.long 0x00 4. "DDBF,Do not Drop frames during Frame Size Error When set frames are not be dropped during Head-of-Line blocking due to Frame Size Error (HLBF field of MTL_EST_STATUS register)" "0: Drop frames during Frame Size Error,1: Do not Drop frames during Frame Size Error"
|
|
newline
|
|
bitfld.long 0x00 1. "SSWL,Switch to S/W owned list When set indicates that the software has programmed that list that it currently owns (SWOL) and the hardware should switch to the new list based on the new BTR" "0: Switch to S/W owned list is disabled,1: Switch to S/W owned list is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "EEST,Enable EST When reset the gate control list processing is halted and all gates are assumed to be in Open state" "0: EST is disabled,1: EST is enabled"
|
|
group.long 0xC58++0x03
|
|
line.long 0x00 "MTL_EST_STATUS,Enhancements to Scheduled Transmission Status"
|
|
rbitfld.long 0x00 16.--19. "CGSN,Current GCL Slot Number Indicates the slot number of the GCL list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 8.--11. "BTRL,BTR Error Loop Count Provides the minimum count (N) for which the equation Current Time =< New BTR + (N * New Cycle Time) becomes true" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 7. "SWOL,S/W owned list When '0' indicates Gate control list number 0 is owned by software and when 1 indicates the Gate Control list 1 is owned by the software" "0: Gate control list number 0 is owned by software,1: Gate control list number 1 is owned by software"
|
|
newline
|
|
bitfld.long 0x00 4. "CGCE,Constant Gate Control Error This error occurs when the list length (LLR) is 1 and the programmed Time Interval (TI) value after the optional Left Shifting is less than or equal to the Cycle Time (CTR)" "0: Constant Gate Control Error not detected,1: Constant Gate Control Error detected"
|
|
newline
|
|
rbitfld.long 0x00 3. "HLBS,Head-Of-Line Blocking due to Scheduling Set when the frame is not able to win arbitration and get scheduled even after 4 iterations of the GCL" "0: Head-Of-Line Blocking due to Scheduling not..,1: Head-Of-Line Blocking due to Scheduling.."
|
|
newline
|
|
rbitfld.long 0x00 2. "HLBF,Head-Of-Line Blocking due to Frame Size Set when HOL Blocking is noticed on one or more Queues as a result of none of the Time Intervals of gate open in the GCL being greater than or equal to the duration needed for frame size (or frame fragment.." "0: Head-Of-Line Blocking due to Frame Size not..,1: Head-Of-Line Blocking due to Frame Size.."
|
|
newline
|
|
bitfld.long 0x00 1. "BTRE,BTR Error When 1 indicates a programming error in the BTR of SWOL where the programmed value is less than current time" "0: BTR Error not detected,1: BTR Error detected"
|
|
newline
|
|
bitfld.long 0x00 0. "SWLC,Switch to S/W owned list Complete When 1 indicates the hardware has successfully switched to the SWOL and the SWOL bit has been updated to that effect" "0: Switch to S/W owned list Complete not detected,1: Switch to S/W owned list Complete detected"
|
|
group.long 0xC60++0x03
|
|
line.long 0x00 "MTL_EST_SCH_ERROR,EST Scheduling Error"
|
|
bitfld.long 0x00 0.--4. "SEQN,Schedule Error Queue Number The One Hot Encoded Queue Numbers that have experienced error/timeout described in HLBS field of status register" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0xC64++0x03
|
|
line.long 0x00 "MTL_EST_FRM_SIZE_ERROR,EST Frame Size Error"
|
|
bitfld.long 0x00 0.--4. "FEQN,Frame Size Error Queue Number The One Hot Encoded Queue Numbers that have experienced error described in HLBF field of status register" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
rgroup.long 0xC68++0x03
|
|
line.long 0x00 "MTL_EST_FRM_SIZE_CAPTURE,EST Frame Size Capture"
|
|
bitfld.long 0x00 16.--18. "HBFQ,Queue Number of HLBF Captures the binary value of the of the first Queue (number) experiencing HLBF error (see HLBF field of status register)" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "HBFS,Frame Size of HLBF Captures the Frame Size of the dropped frame related to queue number indicated in HBFQ field of this register"
|
|
group.long 0xC70++0x03
|
|
line.long 0x00 "MTL_EST_INTR_ENABLE,EST Interrupt Enable"
|
|
bitfld.long 0x00 4. "CGCE,Interrupt Enable for CGCE When set generates interrupt when the Constant Gate Control Error occurs and is indicated in the status" "0: Interrupt for CGCE is disabled,1: Interrupt for CGCE is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "IEHS,Interrupt Enable for HLBS When set generates interrupt when the Head-of-Line Blocking due to Scheduling issue and is indicated in the status" "0: Interrupt for HLBS is disabled,1: Interrupt for HLBS is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "IEHF,Interrupt Enable for HLBF When set generates interrupt when the Head-of-Line Blocking due to Frame Size error occurs and is indicated in the status" "0: Interrupt for HLBF is disabled,1: Interrupt for HLBF is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "IEBE,Interrupt Enable for BTR Error When set generates interrupt when the BTR Error occurs and is indicated in the status" "0: Interrupt for BTR Error is disabled,1: Interrupt for BTR Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "IECC,Interrupt Enable for Switch List When set generates interrupt when the configuration change is successful and the hardware has switched to the new list" "0: Interrupt for Switch List is disabled,1: Interrupt for Switch List is enabled"
|
|
group.long 0xC80++0x03
|
|
line.long 0x00 "MTL_EST_GCL_CONTROL,EST GCL Control"
|
|
rbitfld.long 0x00 22.--23. "ESTEIEC,ECC Inject Error Control for EST Memory When EIEE bit of this register is set following are the errors inserted based on the value encoded in this field" "0: Insert 1 bit error,1: Insert 2 bit errors,2: Insert 3 bit errors,3: Insert 1 bit error in address field"
|
|
newline
|
|
rbitfld.long 0x00 21. "ESTEIEE,EST ECC Inject Error Enable When set along with EEST bit of MTL_EST_CONTROL register enables the ECC error injection feature" "0: EST ECC Inject Error is disabled,1: EST ECC Inject Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 20. "ERR0,When set indicates the last write operation was aborted as software writes to GCL and GCL registers is prohibited when SSWL bit of MTL_EST_CONTROL Register is set" "0: ERR0 is disabled,1: ERR1 is enabled"
|
|
newline
|
|
hexmask.long.word 0x00 8.--16. 1. "ADDR,Gate Control List Address: (GCLA when GCRR is 0 )"
|
|
newline
|
|
bitfld.long 0x00 5. "DBGB,Debug Mode Bank Select When set to 0 indicates R/W in debug mode should be directed to Bank 0 (GCL0 and corresponding Time related registers)" "0: R/W in debug mode should be directed to Bank 0,1: R/W in debug mode should be directed to Bank 1"
|
|
newline
|
|
bitfld.long 0x00 4. "DBGM,Debug Mode When set to 1 indicates R/W in debug mode where the memory bank (for GCL and Time related registers) is explicitly provided by DBGB value when set to 0 SWOL bit is used to determine which bank to use" "0: Debug Mode is disabled,1: Debug Mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "GCRR,Gate Control Related Registers When set to 1 indicates the R/W access is for the GCL related registers (BTR CTR TER LLR) whose address is provided by GCRA" "0: Gate Control Related Registers are disabled,1: Gate Control Related Registers are enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "R1W0,Read '1' Write '0': When set to '1': Read Operation When set to '0': Write Operation" "0: Write Operation,1: Read Operation"
|
|
newline
|
|
bitfld.long 0x00 0. "SRWO,Start Read/Write Op When set indicates a Read/Write Op has started and is in progress" "0: Start Read/Write Op disabled,1: Start Read/Write Op enabled"
|
|
group.long 0xC84++0x03
|
|
line.long 0x00 "MTL_EST_GCL_DATA,EST GCL Data"
|
|
hexmask.long 0x00 0.--31. 1. "GCD,Gate Control Data The data corresponding to the address selected in the MTL_GCL_CONTROL register"
|
|
group.long 0xC90++0x03
|
|
line.long 0x00 "MTL_FPE_CTRL_STS,Frame Preemption Control and Status"
|
|
rbitfld.long 0x00 28. "HRS,Hold/Release Status" "0: Indicates a Set-and-Release-MAC operation was..,1: Indicates a Set-and-Hold-MAC operation was.."
|
|
newline
|
|
bitfld.long 0x00 8.--12. "PEC,Preemption Classification When set indicates the corresponding Queue must be classified as preemptable when '0' Queue is classified as express" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AFSZ,Additional Fragment Size used to indicate in units of 64 bytes the minimum number of bytes over 64 bytes required in non-final fragments of preempted frames" "0,1,2,3"
|
|
group.long 0xC94++0x03
|
|
line.long 0x00 "MTL_FPE_ADVANCE,Frame Preemption Hold and Release Advance"
|
|
hexmask.long.word 0x00 16.--31. 1. "RADV,Release Advance The maximum time in nanoseconds that can elapse between issuing a RELEASE to the MAC and the MAC being ready to resume transmission of preemptable frames in the absence of there being any express frames available for transmission"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "HADV,Hold Advance The maximum time in nanoseconds that can elapse between issuing a HOLD to the MAC and the MAC ceasing to transmit any preemptable frame that is in the process of transmission or any preemptable frames that are queued for transmission"
|
|
group.long 0xCA0++0x03
|
|
line.long 0x00 "MTL_RXP_CONTROL_STATUS,RXP Control Status"
|
|
rbitfld.long 0x00 31. "RXPI,RX Parser in Idle state This status bit is set to 1 when the Rx parser is in Idle State and waiting for a new packet for processing" "0: RX Parser not in Idle state,1: RX Parser in Idle state"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "NPE,Number of parsable entries in the Instruction table This control indicates the number of parsable entries in the Instruction Memory"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "NVE,Number of valid entries in the Instruction table This control indicates the number of valid entries in the Instruction Memory"
|
|
group.long 0xCA4++0x03
|
|
line.long 0x00 "MTL_RXP_INTERRUPT_CONTROL_STATUS,RXP Interrupt Control Status"
|
|
bitfld.long 0x00 19. "PDRFIE,Packet Drop due to RF Interrupt Enable When this bit is set the PDRFIS interrupt is enabled" "0: Packet Drop due to RF Interrupt is disabled,1: Packet Drop due to RF Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "FOOVIE,Frame Offset Overflow Interrupt Enable When this bit is set the FOOVIS interrupt is enabled" "0: Frame Offset Overflow Interrupt is disabled,1: Frame Offset Overflow Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "NPEOVIE,Number of Parsable Entries Overflow Interrupt Enable When this bit is set the NPEOVIS interrupt is enabled" "0: Number of Parsable Entries Overflow Interrupt..,1: Number of Parsable Entries Overflow Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 16. "NVEOVIE,Number of Valid Entries Overflow Interrupt Enable When this bit is set the NVEOVIS interrupt is enabled" "0: Number of Valid Entries Overflow Interrupt is..,1: Number of Valid Entries Overflow Interrupt is.."
|
|
newline
|
|
bitfld.long 0x00 3. "PDRFIS,Packet Dropped due to RF Interrupt Status If the Rx Parser result says to drop the packet by setting RF=1 in the instruction memory then this bit is set to 1" "0: Packet Dropped due to RF Interrupt Status not..,1: Packet Dropped due to RF Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 2. "FOOVIS,Frame Offset Overflow Interrupt Status While parsing if the Instruction table entry's 'Frame Offset' found to be more than EOF offset then then this bit is set" "0: Frame Offset Overflow Interrupt Status not..,1: Frame Offset Overflow Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "NPEOVIS,Number of Parsable Entries Overflow Interrupt Status While parsing a packet if the number of parsed entries found to be more than NPE[] (Number of Parseable Entries in MTL_RXP_CONTROL register) then this bit is set to 1" "0: Number of Parsable Entries Overflow Interrupt..,1: Number of Parsable Entries Overflow Interrupt.."
|
|
newline
|
|
bitfld.long 0x00 0. "NVEOVIS,Number of Valid Entries Overflow Interrupt Status While parsing if the Instruction address found to be more than NVE (Number of Valid Entries in MTL_RXP_CONTROL register) then this bit is set to 1" "0: Number of Valid Entries Overflow Interrupt..,1: Number of Valid Entries Overflow Interrupt.."
|
|
rgroup.long 0xCA8++0x03
|
|
line.long 0x00 "MTL_RXP_DROP_CNT,RXP Drop Count"
|
|
bitfld.long 0x00 31. "RXPDCOVF,Rx Parser Drop Counter Overflow Bit When set this bit indicates that the MTL_RXP_DROP_CNT (RXPDC) Counter field crossed the maximum limit" "0: Rx Parser Drop count overflow not occurred,1: Rx Parser Drop count overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPDC,Rx Parser Drop count This 31-bit counter is implemented whenever a Rx Parser Drops a packet due to RF =1"
|
|
rgroup.long 0xCAC++0x03
|
|
line.long 0x00 "MTL_RXP_ERROR_CNT,RXP Error Count"
|
|
bitfld.long 0x00 31. "RXPECOVF,Rx Parser Error Counter Overflow Bit When set this bit indicates that the MTL_RXP_ERROR_CNT (RXPEC) Counter field crossed the maximum limit" "0: Rx Parser Error count overflow not occurred,1: Rx Parser Error count overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPEC,Rx Parser Error count This 31-bit counter is implemented whenever a Rx Parser encounters following Error scenarios - Entry address >= NVE[] - Number Parsed Entries >= NPE[] - Entry address > EOF data entry address The counter is cleared when the.."
|
|
group.long 0xCB0++0x03
|
|
line.long 0x00 "MTL_RXP_INDIRECT_ACC_CONTROL_STATUS,RXP Indirect Access Control and Status"
|
|
bitfld.long 0x00 31. "STARTBUSY,FRP Instruction Table Access Busy When this bit is set to 1 by the software then it indicates to start the Read/Write operation from/to the Rx Parser Memory" "0: hardware not busy,1: hardware is busy (Read/Write operation.."
|
|
newline
|
|
bitfld.long 0x00 16. "WRRDN,Read Write Control When this bit is set to 1 indicates the write operation to the Rx Parser Memory" "0: Read operation to the Rx Parser Memory,1: Write operation to the Rx Parser Memory"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "ADDR,FRP Instruction Table Offset Address This field indicates the ADDR of the 32-bit entry in Rx parser instruction table"
|
|
group.long 0xCB4++0x03
|
|
line.long 0x00 "MTL_RXP_INDIRECT_ACC_DATA,RXP Indirect Access Data"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,FRP Instruction Table Write/Read Data Software should write this register before issuing any write command"
|
|
group.long 0xD00++0x03
|
|
line.long 0x00 "MTL_TXQ0_OPERATION_MODE,Queue 0 Transmit Operation Mode"
|
|
bitfld.long 0x00 16.--20. "TQS,Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "TTC,Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue" "0: bf_32BYTES,1: bf_64BYTES,2: bf_96BYTES,3: bf_128BYTES,4: bf_192BYTES,5: bf_256BYTES,6: bf_384BYTES,7: bf_512BYTES"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "TXQEN,Transmit Queue Enable This field is used to enable/disable the transmit queue 0" "0: Not enabled,1: Enable in AV mode (Reserved in non-AV),2: Enabled,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TSF,Transmit Store and Forward When this bit is set the transmission starts when a full packet resides in the MTL Tx queue" "0: Transmit Store and Forward is disabled,1: Transmit Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FTQ,Flush Transmit Queue When this bit is set the Tx queue controller logic is reset to its default values" "0: Flush Transmit Queue is disabled,1: Flush Transmit Queue is enabled"
|
|
rgroup.long 0xD04++0x03
|
|
line.long 0x00 "MTL_TXQ0_UNDERFLOW,Queue 0 Underflow Counter"
|
|
bitfld.long 0x00 11. "UFCNTOVF,Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows that is it has crossed the maximum count" "0: Overflow not detected for Underflow Packet..,1: Overflow detected for Underflow Packet Counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "UFFRMCNT,Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow"
|
|
rgroup.long 0xD08++0x03
|
|
line.long 0x00 "MTL_TXQ0_DEBUG,Queue 0 Transmit Debug"
|
|
bitfld.long 0x00 20.--22. "STXSTSF,Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTXQ,Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 5. "TXSTSFSTS,MTL Tx Status FIFO Full Status When high this bit indicates that the MTL Tx Status FIFO is full" "0: MTL Tx Status FIFO Full status is not detected,1: MTL Tx Status FIFO Full status is detected"
|
|
newline
|
|
bitfld.long 0x00 4. "TXQSTS,MTL Tx Queue Not Empty Status When this bit is high it indicates that the MTL Tx Queue is not empty and some data is left for transmission" "0: MTL Tx Queue Not Empty status is not detected,1: MTL Tx Queue Not Empty status is detected"
|
|
newline
|
|
bitfld.long 0x00 3. "TWCSTS,MTL Tx Queue Write Controller Status When high this bit indicates that the MTL Tx Queue Write Controller is active and it is transferring the data to the Tx Queue" "0: MTL Tx Queue Write Controller status is not..,1: MTL Tx Queue Write Controller status is.."
|
|
newline
|
|
bitfld.long 0x00 1.--2. "TRCSTS,MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller" "0: Idle state,1: Read state (transferring data to the MAC..,2: Waiting for pending Tx Status from the MAC..,3: Flushing the Tx queue because of the Packet.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXQPAUSED,Transmit Queue in Pause When this bit is high and the Rx flow control is enabled it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: - Reception of the PFC packet for the priorities.." "0: Transmit Queue in Pause status is not detected,1: Transmit Queue in Pause status is detected"
|
|
rgroup.long 0xD14++0x03
|
|
line.long 0x00 "MTL_TXQ0_ETS_STATUS,Queue 0 ETS Status"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "ABS,Average Bits per Slot This field contains the average transmitted bits per slot"
|
|
group.long 0xD18++0x03
|
|
line.long 0x00 "MTL_TXQ0_QUANTUM_WEIGHT,Queue 0 Quantum or Weights"
|
|
hexmask.long.tbyte 0x00 0.--20. 1. "ISCQW,Quantum or Weights When the DCB operation is enabled with DWRR algorithm for Queue 0 traffic this field contains the quantum value in bytes to be added to credit during every queue scanning cycle"
|
|
group.long 0xD2C++0x03
|
|
line.long 0x00 "MTL_Q0_INTERRUPT_CONTROL_STATUS,Queue 0 Interrupt Control Status"
|
|
bitfld.long 0x00 24. "RXOIE,Receive Queue Overflow Interrupt Enable When this bit is set the Receive Queue Overflow interrupt is enabled" "0: Receive Queue Overflow Interrupt is disabled,1: Receive Queue Overflow Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "RXOVFIS,Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet" "0: Receive Queue Overflow Interrupt Status not..,1: Receive Queue Overflow Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 9. "ABPSIE,Average Bits Per Slot Interrupt Enable When this bit is set the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average bits per slot status is updated" "0: Average Bits Per Slot Interrupt is disabled,1: Average Bits Per Slot Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "TXUIE,Transmit Queue Underflow Interrupt Enable When this bit is set the Transmit Queue Underflow interrupt is enabled" "0: Transmit Queue Underflow Interrupt Status is..,1: Transmit Queue Underflow Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 1. "ABPSIS,Average Bits Per Slot Interrupt Status When set this bit indicates that the MAC has updated the ABS value" "0: Average Bits Per Slot Interrupt Status not..,1: Average Bits Per Slot Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TXUNFIS,Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet" "0: Transmit Queue Underflow Interrupt Status not..,1: Transmit Queue Underflow Interrupt Status.."
|
|
group.long 0xD30++0x03
|
|
line.long 0x00 "MTL_RXQ0_OPERATION_MODE,Queue 0 Receive Operation Mode"
|
|
bitfld.long 0x00 20.--24. "RQS,Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 14.--17. "RFD,Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation" "0: Full minus 1 KB that is FULL 1 KB,1: Full minus 1,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RFA,Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field see RFD" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "EHFC,Enable Hardware Flow Control When this bit is set the flow control signal operation based on the fill-level of Rx queue is enabled" "0: Hardware Flow Control is disabled,1: Hardware Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "DIS_TCP_EF,Disable Dropping of TCP/IP Checksum Error Packets When this bit is set the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine" "0: Dropping of TCP/IP Checksum Error Packets is..,1: Dropping of TCP/IP Checksum Error Packets is.."
|
|
newline
|
|
bitfld.long 0x00 5. "RSF,Receive Queue Store and Forward When this bit is set the DWC_ether_qos reads a packet from the Rx queue only after the complete packet has been written to it ignoring the RTC field of this register" "0: Receive Queue Store and Forward is disabled,1: Receive Queue Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "FEP,Forward Error Packets When this bit is reset the Rx queue drops packets with error status (CRC error GMII_ER watchdog timeout or overflow)" "0: Forward Error Packets is disabled,1: Forward Error Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "FUP,Forward Undersized Good Packets When this bit is set the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes) including pad-bytes and CRC" "0: Forward Undersized Good Packets is disabled,1: Forward Undersized Good Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "RTC,Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold" "0: bf_64BYTE,1: bf_32BYTE,2: bf_96BYTE,3: bf_128BYTE"
|
|
rgroup.long 0xD34++0x03
|
|
line.long 0x00 "MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT,Queue 0 Missed Packet and Overflow Counter"
|
|
bitfld.long 0x00 27. "MISCNTOVF,Missed Packet Counter Overflow Bit When set this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit" "0: Missed Packet Counter overflow not detected,1: Missed Packet Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 16.--26. 1. "MISPKTCNT,Missed Packet Counter This field indicates the number of packets missed by the DWC_ether_qos because the application asserted ari_pkt_flush_i[] for this queue"
|
|
newline
|
|
bitfld.long 0x00 11. "OVFCNTOVF,Overflow Counter Overflow Bit When set this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit" "0: Overflow Counter overflow not detected,1: Overflow Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "OVFPKTCNT,Overflow Packet Counter This field indicates the number of packets discarded by the DWC_ether_qos because of Receive queue overflow"
|
|
rgroup.long 0xD38++0x03
|
|
line.long 0x00 "MTL_RXQ0_DEBUG,Queue 0 Receive Debug"
|
|
hexmask.long.word 0x00 16.--29. 1. "PRXQ,Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXQSTS,MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue" "0: Rx Queue empty,1: Rx Queue fill-level below flow-control..,2: Rx Queue fill-level above flow-control..,3: Rx Queue full"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "RRCSTS,MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller" "0: Idle state,1: Reading packet data,2: Reading packet status (or timestamp),3: Flushing the packet data and status"
|
|
newline
|
|
bitfld.long 0x00 0. "RWCSTS,MTL Rx Queue Write Controller Active Status When high this bit indicates that the MTL Rx queue Write controller is active and it is transferring a received packet to the Rx Queue" "0: MTL Rx Queue Write Controller Active Status..,1: MTL Rx Queue Write Controller Active Status.."
|
|
group.long 0xD3C++0x03
|
|
line.long 0x00 "MTL_RXQ0_CONTROL,Queue 0 Receive Control"
|
|
bitfld.long 0x00 3. "RXQ_FRM_ARBIT,Receive Queue Packet Arbitration When this bit is set the DWC_ether_qos drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue" "0: Receive Queue Packet Arbitration is disabled,1: Receive Queue Packet Arbitration is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "RXQ_WEGT,Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0" "0,1,2,3,4,5,6,7"
|
|
group.long 0xD40++0x03
|
|
line.long 0x00 "MTL_TXQ1_OPERATION_MODE,Queue 1 Transmit Operation Mode"
|
|
bitfld.long 0x00 16.--20. "TQS,Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "TTC,Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue" "0: bf_32BYTES,1: bf_64BYTES,2: bf_96BYTES,3: bf_128BYTES,4: bf_192BYTES,5: bf_256BYTES,6: bf_384BYTES,7: bf_512BYTES"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "TXQEN,Transmit Queue Enable This field is used to enable/disable the transmit queue 0" "0: Not enabled,1: Enable in AV mode (Reserved in non-AV),2: Enabled,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TSF,Transmit Store and Forward When this bit is set the transmission starts when a full packet resides in the MTL Tx queue" "0: Transmit Store and Forward is disabled,1: Transmit Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FTQ,Flush Transmit Queue When this bit is set the Tx queue controller logic is reset to its default values" "0: Flush Transmit Queue is disabled,1: Flush Transmit Queue is enabled"
|
|
rgroup.long 0xD44++0x03
|
|
line.long 0x00 "MTL_TXQ1_UNDERFLOW,Queue 1 Underflow Counter"
|
|
bitfld.long 0x00 11. "UFCNTOVF,Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows that is it has crossed the maximum count" "0: Overflow not detected for Underflow Packet..,1: Overflow detected for Underflow Packet Counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "UFFRMCNT,Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow"
|
|
rgroup.long 0xD48++0x03
|
|
line.long 0x00 "MTL_TXQ1_DEBUG,Queue 1 Transmit Debug"
|
|
bitfld.long 0x00 20.--22. "STXSTSF,Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTXQ,Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 5. "TXSTSFSTS,MTL Tx Status FIFO Full Status When high this bit indicates that the MTL Tx Status FIFO is full" "0: MTL Tx Status FIFO Full status is not detected,1: MTL Tx Status FIFO Full status is detected"
|
|
newline
|
|
bitfld.long 0x00 4. "TXQSTS,MTL Tx Queue Not Empty Status When this bit is high it indicates that the MTL Tx Queue is not empty and some data is left for transmission" "0: MTL Tx Queue Not Empty status is not detected,1: MTL Tx Queue Not Empty status is detected"
|
|
newline
|
|
bitfld.long 0x00 3. "TWCSTS,MTL Tx Queue Write Controller Status When high this bit indicates that the MTL Tx Queue Write Controller is active and it is transferring the data to the Tx Queue" "0: MTL Tx Queue Write Controller status is not..,1: MTL Tx Queue Write Controller status is.."
|
|
newline
|
|
bitfld.long 0x00 1.--2. "TRCSTS,MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller" "0: Idle state,1: Read state (transferring data to the MAC..,2: Waiting for pending Tx Status from the MAC..,3: Flushing the Tx queue because of the Packet.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXQPAUSED,Transmit Queue in Pause When this bit is high and the Rx flow control is enabled it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: - Reception of the PFC packet for the priorities.." "0: Transmit Queue in Pause status is not detected,1: Transmit Queue in Pause status is detected"
|
|
group.long 0xD50++0x03
|
|
line.long 0x00 "MTL_TXQ1_ETS_CONTROL,Queue 1 ETS Control"
|
|
bitfld.long 0x00 4.--6. "SLC,Slot Count If the credit-based shaper algorithm is enabled the software can program the number of slots (of duration programmed in DMA_CH[n]_Slot_Interval register) over which the average transmitted bits per slot provided in the.." "0: bf_1_SLOT,1: bf_2_SLOT,2: bf_4_SLOT,3: bf_8_SLOT,4: bf_16_SLOT,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "CC,Credit Control When this bit is set the accumulated credit parameter in the credit-based shaper algorithm logic is not reset to zero when there is positive credit and no packet to transmit in Channel 1" "0: Credit Control is disabled,1: Credit Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "AVALG,AV Algorithm When Queue 1 is programmed for AV this field configures the scheduling algorithm for this queue: This bit when set indicates credit based shaper algorithm (CBS) is selected for Queue 1 traffic" "0: CBS Algorithm is disabled,1: CBS Algorithm is enabled"
|
|
rgroup.long 0xD54++0x03
|
|
line.long 0x00 "MTL_TXQ1_ETS_STATUS,Queue 1 ETS Status"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "ABS,Average Bits per Slot This field contains the average transmitted bits per slot"
|
|
group.long 0xD58++0x03
|
|
line.long 0x00 "MTL_TXQ1_QUANTUM_WEIGHT,Queue 1 idleSlopeCredit Quantum or Weights"
|
|
hexmask.long.tbyte 0x00 0.--20. 1. "ISCQW,idleSlopeCredit Quantum or Weights - idleSlopeCredit When AV feature is enabled this field contains the idleSlopeCredit value required for the credit-based shaper algorithm for Queue 1"
|
|
group.long 0xD5C++0x03
|
|
line.long 0x00 "MTL_TXQ1_SENDSLOPECREDIT,Queue 1 sendSlopeCredit"
|
|
hexmask.long.word 0x00 0.--13. 1. "SSC,sendSlopeCredit Value When AV operation is enabled this field contains the sendSlopeCredit value required for credit-based shaper algorithm for Queue 1"
|
|
group.long 0xD60++0x03
|
|
line.long 0x00 "MTL_TXQ1_HICREDIT,Queue 1 hiCredit"
|
|
hexmask.long 0x00 0.--28. 1. "HC,hiCredit Value When the AV feature is enabled this field contains the hiCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xD64++0x03
|
|
line.long 0x00 "MTL_TXQ1_LOCREDIT,Queue 1 loCredit"
|
|
hexmask.long 0x00 0.--28. 1. "LC,loCredit Value When AV operation is enabled this field contains the loCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xD6C++0x03
|
|
line.long 0x00 "MTL_Q1_INTERRUPT_CONTROL_STATUS,Queue 1 Interrupt Control Status"
|
|
bitfld.long 0x00 24. "RXOIE,Receive Queue Overflow Interrupt Enable When this bit is set the Receive Queue Overflow interrupt is enabled" "0: Receive Queue Overflow Interrupt is disabled,1: Receive Queue Overflow Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "RXOVFIS,Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet" "0: Receive Queue Overflow Interrupt Status not..,1: Receive Queue Overflow Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 9. "ABPSIE,Average Bits Per Slot Interrupt Enable When this bit is set the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average bits per slot status is updated" "0: Average Bits Per Slot Interrupt is disabled,1: Average Bits Per Slot Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "TXUIE,Transmit Queue Underflow Interrupt Enable When this bit is set the Transmit Queue Underflow interrupt is enabled" "0: Transmit Queue Underflow Interrupt Status is..,1: Transmit Queue Underflow Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 1. "ABPSIS,Average Bits Per Slot Interrupt Status When set this bit indicates that the MAC has updated the ABS value" "0: Average Bits Per Slot Interrupt Status not..,1: Average Bits Per Slot Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TXUNFIS,Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet" "0: Transmit Queue Underflow Interrupt Status not..,1: Transmit Queue Underflow Interrupt Status.."
|
|
group.long 0xD70++0x03
|
|
line.long 0x00 "MTL_RXQ1_OPERATION_MODE,Queue 1 Receive Operation Mode"
|
|
bitfld.long 0x00 20.--24. "RQS,Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 14.--17. "RFD,Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation" "0: Full minus 1 KB that is FULL 1 KB,1: Full minus 1,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RFA,Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field see RFD" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "EHFC,Enable Hardware Flow Control When this bit is set the flow control signal operation based on the fill-level of Rx queue is enabled" "0: Hardware Flow Control is disabled,1: Hardware Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "DIS_TCP_EF,Disable Dropping of TCP/IP Checksum Error Packets When this bit is set the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine" "0: Dropping of TCP/IP Checksum Error Packets is..,1: Dropping of TCP/IP Checksum Error Packets is.."
|
|
newline
|
|
bitfld.long 0x00 5. "RSF,Receive Queue Store and Forward When this bit is set the DWC_ether_qos reads a packet from the Rx queue only after the complete packet has been written to it ignoring the RTC field of this register" "0: Receive Queue Store and Forward is disabled,1: Receive Queue Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "FEP,Forward Error Packets When this bit is reset the Rx queue drops packets with error status (CRC error GMII_ER watchdog timeout or overflow)" "0: Forward Error Packets is disabled,1: Forward Error Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "FUP,Forward Undersized Good Packets When this bit is set the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes) including pad-bytes and CRC" "0: Forward Undersized Good Packets is disabled,1: Forward Undersized Good Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "RTC,Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold" "0: bf_64BYTE,1: bf_32BYTE,2: bf_96BYTE,3: bf_128BYTE"
|
|
rgroup.long 0xD74++0x03
|
|
line.long 0x00 "MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT,Queue 1 Missed Packet and Overflow Counter"
|
|
bitfld.long 0x00 27. "MISCNTOVF,Missed Packet Counter Overflow Bit When set this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit" "0: Missed Packet Counter overflow not detected,1: Missed Packet Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 16.--26. 1. "MISPKTCNT,Missed Packet Counter This field indicates the number of packets missed by the DWC_ether_qos because the application asserted ari_pkt_flush_i[] for this queue"
|
|
newline
|
|
bitfld.long 0x00 11. "OVFCNTOVF,Overflow Counter Overflow Bit When set this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit" "0: Overflow Counter overflow not detected,1: Overflow Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "OVFPKTCNT,Overflow Packet Counter This field indicates the number of packets discarded by the DWC_ether_qos because of Receive queue overflow"
|
|
rgroup.long 0xD78++0x03
|
|
line.long 0x00 "MTL_RXQ1_DEBUG,Queue 1 Receive Debug"
|
|
hexmask.long.word 0x00 16.--29. 1. "PRXQ,Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXQSTS,MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue" "0: Rx Queue empty,1: Rx Queue fill-level below flow-control..,2: Rx Queue fill-level above flow-control..,3: Rx Queue full"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "RRCSTS,MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller" "0: Idle state,1: Reading packet data,2: Reading packet status (or timestamp),3: Flushing the packet data and status"
|
|
newline
|
|
bitfld.long 0x00 0. "RWCSTS,MTL Rx Queue Write Controller Active Status When high this bit indicates that the MTL Rx queue Write controller is active and it is transferring a received packet to the Rx Queue" "0: MTL Rx Queue Write Controller Active Status..,1: MTL Rx Queue Write Controller Active Status.."
|
|
group.long 0xD7C++0x03
|
|
line.long 0x00 "MTL_RXQ1_CONTROL,Queue 1 Receive Control"
|
|
bitfld.long 0x00 3. "RXQ_FRM_ARBIT,Receive Queue Packet Arbitration When this bit is set the DWC_ether_qos drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue" "0: Receive Queue Packet Arbitration is disabled,1: Receive Queue Packet Arbitration is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "RXQ_WEGT,Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0" "0,1,2,3,4,5,6,7"
|
|
group.long 0xD80++0x03
|
|
line.long 0x00 "MTL_TXQ2_OPERATION_MODE,Queue 2 Transmit Operation Mode"
|
|
bitfld.long 0x00 16.--20. "TQS,Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "TTC,Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue" "0: bf_32BYTES,1: bf_64BYTES,2: bf_96BYTES,3: bf_128BYTES,4: bf_192BYTES,5: bf_256BYTES,6: bf_384BYTES,7: bf_512BYTES"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "TXQEN,Transmit Queue Enable This field is used to enable/disable the transmit queue 0" "0: Not enabled,1: Enable in AV mode (Reserved in non-AV),2: Enabled,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TSF,Transmit Store and Forward When this bit is set the transmission starts when a full packet resides in the MTL Tx queue" "0: Transmit Store and Forward is disabled,1: Transmit Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FTQ,Flush Transmit Queue When this bit is set the Tx queue controller logic is reset to its default values" "0: Flush Transmit Queue is disabled,1: Flush Transmit Queue is enabled"
|
|
rgroup.long 0xD84++0x03
|
|
line.long 0x00 "MTL_TXQ2_UNDERFLOW,Queue 2 Underflow Counter"
|
|
bitfld.long 0x00 11. "UFCNTOVF,Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows that is it has crossed the maximum count" "0: Overflow not detected for Underflow Packet..,1: Overflow detected for Underflow Packet Counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "UFFRMCNT,Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow"
|
|
rgroup.long 0xD88++0x03
|
|
line.long 0x00 "MTL_TXQ2_DEBUG,Queue 2 Transmit Debug"
|
|
bitfld.long 0x00 20.--22. "STXSTSF,Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTXQ,Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 5. "TXSTSFSTS,MTL Tx Status FIFO Full Status When high this bit indicates that the MTL Tx Status FIFO is full" "0: MTL Tx Status FIFO Full status is not detected,1: MTL Tx Status FIFO Full status is detected"
|
|
newline
|
|
bitfld.long 0x00 4. "TXQSTS,MTL Tx Queue Not Empty Status When this bit is high it indicates that the MTL Tx Queue is not empty and some data is left for transmission" "0: MTL Tx Queue Not Empty status is not detected,1: MTL Tx Queue Not Empty status is detected"
|
|
newline
|
|
bitfld.long 0x00 3. "TWCSTS,MTL Tx Queue Write Controller Status When high this bit indicates that the MTL Tx Queue Write Controller is active and it is transferring the data to the Tx Queue" "0: MTL Tx Queue Write Controller status is not..,1: MTL Tx Queue Write Controller status is.."
|
|
newline
|
|
bitfld.long 0x00 1.--2. "TRCSTS,MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller" "0: Idle state,1: Read state (transferring data to the MAC..,2: Waiting for pending Tx Status from the MAC..,3: Flushing the Tx queue because of the Packet.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXQPAUSED,Transmit Queue in Pause When this bit is high and the Rx flow control is enabled it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: - Reception of the PFC packet for the priorities.." "0: Transmit Queue in Pause status is not detected,1: Transmit Queue in Pause status is detected"
|
|
group.long 0xD90++0x03
|
|
line.long 0x00 "MTL_TXQ2_ETS_CONTROL,Queue 2 ETS Control"
|
|
bitfld.long 0x00 4.--6. "SLC,Slot Count If the credit-based shaper algorithm is enabled the software can program the number of slots (of duration programmed in DMA_CH[N]_SLOT_INTERVAL register) over which the average transmitted bits per slot provided in the.." "0: bf_1_SLOT,1: bf_2_SLOT,2: bf_4_SLOT,3: bf_8_SLOT,4: bf_16_SLOT,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "CC,Credit Control When this bit is set the accumulated credit parameter in the credit-based shaper algorithm logic is not reset to zero when there is positive credit and no packet to transmit in Channel 1" "0: Credit Control is disabled,1: Credit Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "AVALG,AV Algorithm When Queue 1 is programmed for AV this field configures the scheduling algorithm for this queue: This bit when set indicates credit based shaper algorithm (CBS) is selected for Queue 1 traffic" "0: CBS Algorithm is disabled,1: CBS Algorithm is enabled"
|
|
rgroup.long 0xD94++0x03
|
|
line.long 0x00 "MTL_TXQ2_ETS_STATUS,Queue 2 ETS Status"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "ABS,Average Bits per Slot This field contains the average transmitted bits per slot"
|
|
group.long 0xD98++0x03
|
|
line.long 0x00 "MTL_TXQ2_QUANTUM_WEIGHT,Queue 2 idleSlopeCredit Quantum or Weights"
|
|
hexmask.long.tbyte 0x00 0.--20. 1. "ISCQW,idleSlopeCredit Quantum or Weights - idleSlopeCredit When AV feature is enabled this field contains the idleSlopeCredit value required for the credit-based shaper algorithm for Queue 1"
|
|
group.long 0xD9C++0x03
|
|
line.long 0x00 "MTL_TXQ2_SENDSLOPECREDIT,Queue 2 sendSlopeCredit"
|
|
hexmask.long.word 0x00 0.--13. 1. "SSC,sendSlopeCredit Value When AV operation is enabled this field contains the sendSlopeCredit value required for credit-based shaper algorithm for Queue 1"
|
|
group.long 0xDA0++0x03
|
|
line.long 0x00 "MTL_TXQ2_HICREDIT,Queue 2 hiCredit"
|
|
hexmask.long 0x00 0.--28. 1. "HC,hiCredit Value When the AV feature is enabled this field contains the hiCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xDA4++0x03
|
|
line.long 0x00 "MTL_TXQ2_LOCREDIT,Queue 2 loCredit"
|
|
hexmask.long 0x00 0.--28. 1. "LC,loCredit Value When AV operation is enabled this field contains the loCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xDAC++0x03
|
|
line.long 0x00 "MTL_Q2_INTERRUPT_CONTROL_STATUS,Queue 2 Interrupt Control Status"
|
|
bitfld.long 0x00 24. "RXOIE,Receive Queue Overflow Interrupt Enable When this bit is set the Receive Queue Overflow interrupt is enabled" "0: Receive Queue Overflow Interrupt is disabled,1: Receive Queue Overflow Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "RXOVFIS,Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet" "0: Receive Queue Overflow Interrupt Status not..,1: Receive Queue Overflow Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 9. "ABPSIE,Average Bits Per Slot Interrupt Enable When this bit is set the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average bits per slot status is updated" "0: Average Bits Per Slot Interrupt is disabled,1: Average Bits Per Slot Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "TXUIE,Transmit Queue Underflow Interrupt Enable When this bit is set the Transmit Queue Underflow interrupt is enabled" "0: Transmit Queue Underflow Interrupt Status is..,1: Transmit Queue Underflow Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 1. "ABPSIS,Average Bits Per Slot Interrupt Status When set this bit indicates that the MAC has updated the ABS value" "0: Average Bits Per Slot Interrupt Status not..,1: Average Bits Per Slot Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TXUNFIS,Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet" "0: Transmit Queue Underflow Interrupt Status not..,1: Transmit Queue Underflow Interrupt Status.."
|
|
group.long 0xDB0++0x03
|
|
line.long 0x00 "MTL_RXQ2_OPERATION_MODE,Queue 2 Receive Operation Mode"
|
|
bitfld.long 0x00 20.--24. "RQS,Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 14.--17. "RFD,Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation" "0: Full minus 1 KB that is FULL 1 KB,1: Full minus 1,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RFA,Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field see RFD" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "EHFC,Enable Hardware Flow Control When this bit is set the flow control signal operation based on the fill-level of Rx queue is enabled" "0: Hardware Flow Control is disabled,1: Hardware Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "DIS_TCP_EF,Disable Dropping of TCP/IP Checksum Error Packets When this bit is set the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine" "0: Dropping of TCP/IP Checksum Error Packets is..,1: Dropping of TCP/IP Checksum Error Packets is.."
|
|
newline
|
|
bitfld.long 0x00 5. "RSF,Receive Queue Store and Forward When this bit is set the DWC_ether_qos reads a packet from the Rx queue only after the complete packet has been written to it ignoring the RTC field of this register" "0: Receive Queue Store and Forward is disabled,1: Receive Queue Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "FEP,Forward Error Packets When this bit is reset the Rx queue drops packets with error status (CRC error GMII_ER watchdog timeout or overflow)" "0: Forward Error Packets is disabled,1: Forward Error Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "FUP,Forward Undersized Good Packets When this bit is set the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes) including pad-bytes and CRC" "0: Forward Undersized Good Packets is disabled,1: Forward Undersized Good Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "RTC,Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold" "0: bf_64BYTE,1: bf_32BYTE,2: bf_96BYTE,3: bf_128BYTE"
|
|
rgroup.long 0xDB4++0x03
|
|
line.long 0x00 "MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT,Queue 2 Missed Packet and Overflow Counter"
|
|
bitfld.long 0x00 27. "MISCNTOVF,Missed Packet Counter Overflow Bit When set this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit" "0: Missed Packet Counter overflow not detected,1: Missed Packet Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 16.--26. 1. "MISPKTCNT,Missed Packet Counter This field indicates the number of packets missed by the DWC_ether_qos because the application asserted ari_pkt_flush_i[] for this queue"
|
|
newline
|
|
bitfld.long 0x00 11. "OVFCNTOVF,Overflow Counter Overflow Bit When set this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit" "0: Overflow Counter overflow not detected,1: Overflow Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "OVFPKTCNT,Overflow Packet Counter This field indicates the number of packets discarded by the DWC_ether_qos because of Receive queue overflow"
|
|
rgroup.long 0xDB8++0x03
|
|
line.long 0x00 "MTL_RXQ2_DEBUG,Queue 2 Receive Debug"
|
|
hexmask.long.word 0x00 16.--29. 1. "PRXQ,Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXQSTS,MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue" "0: Rx Queue empty,1: Rx Queue fill-level below flow-control..,2: Rx Queue fill-level above flow-control..,3: Rx Queue full"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "RRCSTS,MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller" "0: Idle state,1: Reading packet data,2: Reading packet status (or timestamp),3: Flushing the packet data and status"
|
|
newline
|
|
bitfld.long 0x00 0. "RWCSTS,MTL Rx Queue Write Controller Active Status When high this bit indicates that the MTL Rx queue Write controller is active and it is transferring a received packet to the Rx Queue" "0: MTL Rx Queue Write Controller Active Status..,1: MTL Rx Queue Write Controller Active Status.."
|
|
group.long 0xDBC++0x03
|
|
line.long 0x00 "MTL_RXQ2_CONTROL,Queue 2 Receive Control"
|
|
bitfld.long 0x00 3. "RXQ_FRM_ARBIT,Receive Queue Packet Arbitration When this bit is set the DWC_ether_qos drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue" "0: Receive Queue Packet Arbitration is disabled,1: Receive Queue Packet Arbitration is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "RXQ_WEGT,Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0" "0,1,2,3,4,5,6,7"
|
|
group.long 0xDC0++0x03
|
|
line.long 0x00 "MTL_TXQ3_OPERATION_MODE,Queue 3 Transmit Operation Mode"
|
|
bitfld.long 0x00 16.--20. "TQS,Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "TTC,Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue" "0: bf_32BYTES,1: bf_64BYTES,2: bf_96BYTES,3: bf_128BYTES,4: bf_192BYTES,5: bf_256BYTES,6: bf_384BYTES,7: bf_512BYTES"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "TXQEN,Transmit Queue Enable This field is used to enable/disable the transmit queue 0" "0: Not enabled,1: Enable in AV mode (Reserved in non-AV),2: Enabled,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TSF,Transmit Store and Forward When this bit is set the transmission starts when a full packet resides in the MTL Tx queue" "0: Transmit Store and Forward is disabled,1: Transmit Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FTQ,Flush Transmit Queue When this bit is set the Tx queue controller logic is reset to its default values" "0: Flush Transmit Queue is disabled,1: Flush Transmit Queue is enabled"
|
|
rgroup.long 0xDC4++0x03
|
|
line.long 0x00 "MTL_TXQ3_UNDERFLOW,Queue 3 Underflow Counter"
|
|
bitfld.long 0x00 11. "UFCNTOVF,Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows that is it has crossed the maximum count" "0: Overflow not detected for Underflow Packet..,1: Overflow detected for Underflow Packet Counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "UFFRMCNT,Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow"
|
|
rgroup.long 0xDC8++0x03
|
|
line.long 0x00 "MTL_TXQ3_DEBUG,Queue 3 Transmit Debug"
|
|
bitfld.long 0x00 20.--22. "STXSTSF,Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTXQ,Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 5. "TXSTSFSTS,MTL Tx Status FIFO Full Status When high this bit indicates that the MTL Tx Status FIFO is full" "0: MTL Tx Status FIFO Full status is not detected,1: MTL Tx Status FIFO Full status is detected"
|
|
newline
|
|
bitfld.long 0x00 4. "TXQSTS,MTL Tx Queue Not Empty Status When this bit is high it indicates that the MTL Tx Queue is not empty and some data is left for transmission" "0: MTL Tx Queue Not Empty status is not detected,1: MTL Tx Queue Not Empty status is detected"
|
|
newline
|
|
bitfld.long 0x00 3. "TWCSTS,MTL Tx Queue Write Controller Status When high this bit indicates that the MTL Tx Queue Write Controller is active and it is transferring the data to the Tx Queue" "0: MTL Tx Queue Write Controller status is not..,1: MTL Tx Queue Write Controller status is.."
|
|
newline
|
|
bitfld.long 0x00 1.--2. "TRCSTS,MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller" "0: Idle state,1: Read state (transferring data to the MAC..,2: Waiting for pending Tx Status from the MAC..,3: Flushing the Tx queue because of the Packet.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXQPAUSED,Transmit Queue in Pause When this bit is high and the Rx flow control is enabled it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: - Reception of the PFC packet for the priorities.." "0: Transmit Queue in Pause status is not detected,1: Transmit Queue in Pause status is detected"
|
|
group.long 0xDD0++0x03
|
|
line.long 0x00 "MTL_TXQ3_ETS_CONTROL,Queue 3 ETS Control"
|
|
bitfld.long 0x00 4.--6. "SLC,Slot Count If the credit-based shaper algorithm is enabled the software can program the number of slots (of duration programmed in DMA_CH[N]_SLOT_INTERVAL register) over which the average transmitted bits per slot provided in the.." "0: bf_1_SLOT,1: bf_2_SLOT,2: bf_4_SLOT,3: bf_8_SLOT,4: bf_16_SLOT,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "CC,Credit Control When this bit is set the accumulated credit parameter in the credit-based shaper algorithm logic is not reset to zero when there is positive credit and no packet to transmit in Channel 1" "0: Credit Control is disabled,1: Credit Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "AVALG,AV Algorithm When Queue 1 is programmed for AV this field configures the scheduling algorithm for this queue: This bit when set indicates credit based shaper algorithm (CBS) is selected for Queue 1 traffic" "0: CBS Algorithm is disabled,1: CBS Algorithm is enabled"
|
|
rgroup.long 0xDD4++0x03
|
|
line.long 0x00 "MTL_TXQ3_ETS_STATUS,Queue 3 ETS Status"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "ABS,Average Bits per Slot This field contains the average transmitted bits per slot"
|
|
group.long 0xDD8++0x03
|
|
line.long 0x00 "MTL_TXQ3_QUANTUM_WEIGHT,Queue 3 idleSlopeCredit Quantum or Weights"
|
|
hexmask.long.tbyte 0x00 0.--20. 1. "ISCQW,idleSlopeCredit Quantum or Weights - idleSlopeCredit When AV feature is enabled this field contains the idleSlopeCredit value required for the credit-based shaper algorithm for Queue 1"
|
|
group.long 0xDDC++0x03
|
|
line.long 0x00 "MTL_TXQ3_SENDSLOPECREDIT,Queue 3 sendSlopeCredit"
|
|
hexmask.long.word 0x00 0.--13. 1. "SSC,sendSlopeCredit Value When AV operation is enabled this field contains the sendSlopeCredit value required for credit-based shaper algorithm for Queue 1"
|
|
group.long 0xDE0++0x03
|
|
line.long 0x00 "MTL_TXQ3_HICREDIT,Queue 3 hiCredit"
|
|
hexmask.long 0x00 0.--28. 1. "HC,hiCredit Value When the AV feature is enabled this field contains the hiCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xDE4++0x03
|
|
line.long 0x00 "MTL_TXQ3_LOCREDIT,Queue 3 loCredit"
|
|
hexmask.long 0x00 0.--28. 1. "LC,loCredit Value When AV operation is enabled this field contains the loCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xDEC++0x03
|
|
line.long 0x00 "MTL_Q3_INTERRUPT_CONTROL_STATUS,Queue 3 Interrupt Control Status"
|
|
bitfld.long 0x00 24. "RXOIE,Receive Queue Overflow Interrupt Enable When this bit is set the Receive Queue Overflow interrupt is enabled" "0: Receive Queue Overflow Interrupt is disabled,1: Receive Queue Overflow Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "RXOVFIS,Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet" "0: Receive Queue Overflow Interrupt Status not..,1: Receive Queue Overflow Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 9. "ABPSIE,Average Bits Per Slot Interrupt Enable When this bit is set the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average bits per slot status is updated" "0: Average Bits Per Slot Interrupt is disabled,1: Average Bits Per Slot Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "TXUIE,Transmit Queue Underflow Interrupt Enable When this bit is set the Transmit Queue Underflow interrupt is enabled" "0: Transmit Queue Underflow Interrupt Status is..,1: Transmit Queue Underflow Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 1. "ABPSIS,Average Bits Per Slot Interrupt Status When set this bit indicates that the MAC has updated the ABS value" "0: Average Bits Per Slot Interrupt Status not..,1: Average Bits Per Slot Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TXUNFIS,Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet" "0: Transmit Queue Underflow Interrupt Status not..,1: Transmit Queue Underflow Interrupt Status.."
|
|
group.long 0xDF0++0x03
|
|
line.long 0x00 "MTL_RXQ3_OPERATION_MODE,Queue 3 Receive Operation Mode"
|
|
bitfld.long 0x00 20.--24. "RQS,Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 14.--17. "RFD,Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation" "0: Full minus 1 KB that is FULL 1 KB,1: Full minus 1,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RFA,Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field see RFD" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "EHFC,Enable Hardware Flow Control When this bit is set the flow control signal operation based on the fill-level of Rx queue is enabled" "0: Hardware Flow Control is disabled,1: Hardware Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "DIS_TCP_EF,Disable Dropping of TCP/IP Checksum Error Packets When this bit is set the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine" "0: Dropping of TCP/IP Checksum Error Packets is..,1: Dropping of TCP/IP Checksum Error Packets is.."
|
|
newline
|
|
bitfld.long 0x00 5. "RSF,Receive Queue Store and Forward When this bit is set the DWC_ether_qos reads a packet from the Rx queue only after the complete packet has been written to it ignoring the RTC field of this register" "0: Receive Queue Store and Forward is disabled,1: Receive Queue Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "FEP,Forward Error Packets When this bit is reset the Rx queue drops packets with error status (CRC error GMII_ER watchdog timeout or overflow)" "0: Forward Error Packets is disabled,1: Forward Error Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "FUP,Forward Undersized Good Packets When this bit is set the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes) including pad-bytes and CRC" "0: Forward Undersized Good Packets is disabled,1: Forward Undersized Good Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "RTC,Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold" "0: bf_64BYTE,1: bf_32BYTE,2: bf_96BYTE,3: bf_128BYTE"
|
|
rgroup.long 0xDF4++0x03
|
|
line.long 0x00 "MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT,Queue 3 Missed Packet and Overflow Counter"
|
|
bitfld.long 0x00 27. "MISCNTOVF,Missed Packet Counter Overflow Bit When set this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit" "0: Missed Packet Counter overflow not detected,1: Missed Packet Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 16.--26. 1. "MISPKTCNT,Missed Packet Counter This field indicates the number of packets missed by the DWC_ether_qos because the application asserted ari_pkt_flush_i[] for this queue"
|
|
newline
|
|
bitfld.long 0x00 11. "OVFCNTOVF,Overflow Counter Overflow Bit When set this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit" "0: Overflow Counter overflow not detected,1: Overflow Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "OVFPKTCNT,Overflow Packet Counter This field indicates the number of packets discarded by the DWC_ether_qos because of Receive queue overflow"
|
|
rgroup.long 0xDF8++0x03
|
|
line.long 0x00 "MTL_RXQ3_DEBUG,Queue 3 Receive Debug"
|
|
hexmask.long.word 0x00 16.--29. 1. "PRXQ,Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXQSTS,MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue" "0: Rx Queue empty,1: Rx Queue fill-level below flow-control..,2: Rx Queue fill-level above flow-control..,3: Rx Queue full"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "RRCSTS,MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller" "0: Idle state,1: Reading packet data,2: Reading packet status (or timestamp),3: Flushing the packet data and status"
|
|
newline
|
|
bitfld.long 0x00 0. "RWCSTS,MTL Rx Queue Write Controller Active Status When high this bit indicates that the MTL Rx queue Write controller is active and it is transferring a received packet to the Rx Queue" "0: MTL Rx Queue Write Controller Active Status..,1: MTL Rx Queue Write Controller Active Status.."
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "MTL_RXQ3_CONTROL,Queue 3 Receive Control"
|
|
bitfld.long 0x00 3. "RXQ_FRM_ARBIT,Receive Queue Packet Arbitration When this bit is set the DWC_ether_qos drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue" "0: Receive Queue Packet Arbitration is disabled,1: Receive Queue Packet Arbitration is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "RXQ_WEGT,Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0" "0,1,2,3,4,5,6,7"
|
|
group.long 0xE00++0x03
|
|
line.long 0x00 "MTL_TXQ4_OPERATION_MODE,Queue 4 Transmit Operation Mode"
|
|
bitfld.long 0x00 16.--20. "TQS,Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "TTC,Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue" "0: bf_32BYTES,1: bf_64BYTES,2: bf_96BYTES,3: bf_128BYTES,4: bf_192BYTES,5: bf_256BYTES,6: bf_384BYTES,7: bf_512BYTES"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "TXQEN,Transmit Queue Enable This field is used to enable/disable the transmit queue 0" "0: Not enabled,1: Enable in AV mode (Reserved in non-AV),2: Enabled,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "TSF,Transmit Store and Forward When this bit is set the transmission starts when a full packet resides in the MTL Tx queue" "0: Transmit Store and Forward is disabled,1: Transmit Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "FTQ,Flush Transmit Queue When this bit is set the Tx queue controller logic is reset to its default values" "0: Flush Transmit Queue is disabled,1: Flush Transmit Queue is enabled"
|
|
rgroup.long 0xE04++0x03
|
|
line.long 0x00 "MTL_TXQ4_UNDERFLOW,Queue 4 Underflow Counter"
|
|
bitfld.long 0x00 11. "UFCNTOVF,Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows that is it has crossed the maximum count" "0: Overflow not detected for Underflow Packet..,1: Overflow detected for Underflow Packet Counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "UFFRMCNT,Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow"
|
|
rgroup.long 0xE08++0x03
|
|
line.long 0x00 "MTL_TXQ4_DEBUG,Queue 4 Transmit Debug"
|
|
bitfld.long 0x00 20.--22. "STXSTSF,Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "PTXQ,Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 5. "TXSTSFSTS,MTL Tx Status FIFO Full Status When high this bit indicates that the MTL Tx Status FIFO is full" "0: MTL Tx Status FIFO Full status is not detected,1: MTL Tx Status FIFO Full status is detected"
|
|
newline
|
|
bitfld.long 0x00 4. "TXQSTS,MTL Tx Queue Not Empty Status When this bit is high it indicates that the MTL Tx Queue is not empty and some data is left for transmission" "0: MTL Tx Queue Not Empty status is not detected,1: MTL Tx Queue Not Empty status is detected"
|
|
newline
|
|
bitfld.long 0x00 3. "TWCSTS,MTL Tx Queue Write Controller Status When high this bit indicates that the MTL Tx Queue Write Controller is active and it is transferring the data to the Tx Queue" "0: MTL Tx Queue Write Controller status is not..,1: MTL Tx Queue Write Controller status is.."
|
|
newline
|
|
bitfld.long 0x00 1.--2. "TRCSTS,MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller" "0: Idle state,1: Read state (transferring data to the MAC..,2: Waiting for pending Tx Status from the MAC..,3: Flushing the Tx queue because of the Packet.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXQPAUSED,Transmit Queue in Pause When this bit is high and the Rx flow control is enabled it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: - Reception of the PFC packet for the priorities.." "0: Transmit Queue in Pause status is not detected,1: Transmit Queue in Pause status is detected"
|
|
group.long 0xE10++0x03
|
|
line.long 0x00 "MTL_TXQ4_ETS_CONTROL,Queue 4 ETS Control"
|
|
bitfld.long 0x00 4.--6. "SLC,Slot Count If the credit-based shaper algorithm is enabled the software can program the number of slots (of duration programmed in DMA_CH[N]_SLOT_INTERVAL register) over which the average transmitted bits per slot provided in the.." "0: bf_1_SLOT,1: bf_2_SLOT,2: bf_4_SLOT,3: bf_8_SLOT,4: bf_16_SLOT,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "CC,Credit Control When this bit is set the accumulated credit parameter in the credit-based shaper algorithm logic is not reset to zero when there is positive credit and no packet to transmit in Channel 1" "0: Credit Control is disabled,1: Credit Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "AVALG,AV Algorithm When Queue 1 is programmed for AV this field configures the scheduling algorithm for this queue: This bit when set indicates credit based shaper algorithm (CBS) is selected for Queue 1 traffic" "0: CBS Algorithm is disabled,1: CBS Algorithm is enabled"
|
|
rgroup.long 0xE14++0x03
|
|
line.long 0x00 "MTL_TXQ4_ETS_STATUS,Queue 4 ETS Status"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "ABS,Average Bits per Slot This field contains the average transmitted bits per slot"
|
|
group.long 0xE18++0x03
|
|
line.long 0x00 "MTL_TXQ4_QUANTUM_WEIGHT,Queue 4 idleSlopeCredit Quantum or Weights"
|
|
hexmask.long.tbyte 0x00 0.--20. 1. "ISCQW,idleSlopeCredit Quantum or Weights - idleSlopeCredit When AV feature is enabled this field contains the idleSlopeCredit value required for the credit-based shaper algorithm for Queue 1"
|
|
group.long 0xE1C++0x03
|
|
line.long 0x00 "MTL_TXQ4_SENDSLOPECREDIT,Queue 4 sendSlopeCredit"
|
|
hexmask.long.word 0x00 0.--13. 1. "SSC,sendSlopeCredit Value When AV operation is enabled this field contains the sendSlopeCredit value required for credit-based shaper algorithm for Queue 1"
|
|
group.long 0xE20++0x03
|
|
line.long 0x00 "MTL_TXQ4_HICREDIT,Queue 4 hiCredit"
|
|
hexmask.long 0x00 0.--28. 1. "HC,hiCredit Value When the AV feature is enabled this field contains the hiCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xE24++0x03
|
|
line.long 0x00 "MTL_TXQ4_LOCREDIT,Queue 4 loCredit"
|
|
hexmask.long 0x00 0.--28. 1. "LC,loCredit Value When AV operation is enabled this field contains the loCredit value required for the credit-based shaper algorithm"
|
|
group.long 0xE2C++0x03
|
|
line.long 0x00 "MTL_Q4_INTERRUPT_CONTROL_STATUS,Queue 4 Interrupt Control Status"
|
|
bitfld.long 0x00 24. "RXOIE,Receive Queue Overflow Interrupt Enable When this bit is set the Receive Queue Overflow interrupt is enabled" "0: Receive Queue Overflow Interrupt is disabled,1: Receive Queue Overflow Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "RXOVFIS,Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet" "0: Receive Queue Overflow Interrupt Status not..,1: Receive Queue Overflow Interrupt Status.."
|
|
newline
|
|
bitfld.long 0x00 9. "ABPSIE,Average Bits Per Slot Interrupt Enable When this bit is set the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average bits per slot status is updated" "0: Average Bits Per Slot Interrupt is disabled,1: Average Bits Per Slot Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "TXUIE,Transmit Queue Underflow Interrupt Enable When this bit is set the Transmit Queue Underflow interrupt is enabled" "0: Transmit Queue Underflow Interrupt Status is..,1: Transmit Queue Underflow Interrupt Status is.."
|
|
newline
|
|
bitfld.long 0x00 1. "ABPSIS,Average Bits Per Slot Interrupt Status When set this bit indicates that the MAC has updated the ABS value" "0: Average Bits Per Slot Interrupt Status not..,1: Average Bits Per Slot Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TXUNFIS,Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet" "0: Transmit Queue Underflow Interrupt Status not..,1: Transmit Queue Underflow Interrupt Status.."
|
|
group.long 0xE30++0x03
|
|
line.long 0x00 "MTL_RXQ4_OPERATION_MODE,Queue 4 Receive Operation Mode"
|
|
bitfld.long 0x00 20.--24. "RQS,Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 14.--17. "RFD,Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation" "0: Full minus 1 KB that is FULL 1 KB,1: Full minus 1,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RFA,Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field see RFD" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "EHFC,Enable Hardware Flow Control When this bit is set the flow control signal operation based on the fill-level of Rx queue is enabled" "0: Hardware Flow Control is disabled,1: Hardware Flow Control is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "DIS_TCP_EF,Disable Dropping of TCP/IP Checksum Error Packets When this bit is set the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine" "0: Dropping of TCP/IP Checksum Error Packets is..,1: Dropping of TCP/IP Checksum Error Packets is.."
|
|
newline
|
|
bitfld.long 0x00 5. "RSF,Receive Queue Store and Forward When this bit is set the DWC_ether_qos reads a packet from the Rx queue only after the complete packet has been written to it ignoring the RTC field of this register" "0: Receive Queue Store and Forward is disabled,1: Receive Queue Store and Forward is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "FEP,Forward Error Packets When this bit is reset the Rx queue drops packets with error status (CRC error GMII_ER watchdog timeout or overflow)" "0: Forward Error Packets is disabled,1: Forward Error Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "FUP,Forward Undersized Good Packets When this bit is set the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes) including pad-bytes and CRC" "0: Forward Undersized Good Packets is disabled,1: Forward Undersized Good Packets is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "RTC,Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold" "0: bf_64BYTE,1: bf_32BYTE,2: bf_96BYTE,3: bf_128BYTE"
|
|
rgroup.long 0xE34++0x03
|
|
line.long 0x00 "MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT,Queue 4 Missed Packet and Overflow Counter"
|
|
bitfld.long 0x00 27. "MISCNTOVF,Missed Packet Counter Overflow Bit When set this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit" "0: Missed Packet Counter overflow not detected,1: Missed Packet Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 16.--26. 1. "MISPKTCNT,Missed Packet Counter This field indicates the number of packets missed by the DWC_ether_qos because the application asserted ari_pkt_flush_i[] for this queue"
|
|
newline
|
|
bitfld.long 0x00 11. "OVFCNTOVF,Overflow Counter Overflow Bit When set this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit" "0: Overflow Counter overflow not detected,1: Overflow Counter overflow detected"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "OVFPKTCNT,Overflow Packet Counter This field indicates the number of packets discarded by the DWC_ether_qos because of Receive queue overflow"
|
|
rgroup.long 0xE38++0x03
|
|
line.long 0x00 "MTL_RXQ4_DEBUG,Queue 4 Receive Debug"
|
|
hexmask.long.word 0x00 16.--29. 1. "PRXQ,Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXQSTS,MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue" "0: Rx Queue empty,1: Rx Queue fill-level below flow-control..,2: Rx Queue fill-level above flow-control..,3: Rx Queue full"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "RRCSTS,MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller" "0: Idle state,1: Reading packet data,2: Reading packet status (or timestamp),3: Flushing the packet data and status"
|
|
newline
|
|
bitfld.long 0x00 0. "RWCSTS,MTL Rx Queue Write Controller Active Status When high this bit indicates that the MTL Rx queue Write controller is active and it is transferring a received packet to the Rx Queue" "0: MTL Rx Queue Write Controller Active Status..,1: MTL Rx Queue Write Controller Active Status.."
|
|
group.long 0xE3C++0x03
|
|
line.long 0x00 "MTL_RXQ4_CONTROL,Queue 4 Receive Control"
|
|
bitfld.long 0x00 3. "RXQ_FRM_ARBIT,Receive Queue Packet Arbitration When this bit is set the DWC_ether_qos drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue" "0: Receive Queue Packet Arbitration is disabled,1: Receive Queue Packet Arbitration is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "RXQ_WEGT,Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "DMA_MODE,DMA Bus Mode"
|
|
bitfld.long 0x00 16.--17. "INTM,Interrupt Mode This field defines the interrupt mode of DWC_ether_qos" "0: See above description,1: See above description,2: See above description,?..."
|
|
newline
|
|
bitfld.long 0x00 8. "DSPW,Descriptor Posted Write When this bit is set to 0 the descriptor writes are always non-posted" "0: Descriptor Posted Write is disabled,1: Descriptor Posted Write is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "SWR,Software Reset When this bit is set the MAC and the DMA controller reset the logic and all internal registers of the DMA MTL and MAC" "0: Software Reset is disabled,1: Software Reset is enabled"
|
|
group.long 0x1004++0x03
|
|
line.long 0x00 "DMA_SYSBUS_MODE,DMA System Bus Mode"
|
|
bitfld.long 0x00 31. "EN_LPI,Enable Low Power Interface (LPI) When set to 1 this bit enables the LPI mode supported by the EQOS-AXI configuration and accepts the LPI request from the AXI System Clock controller" "0: Low Power Interface (LPI) is disabled,1: Low Power Interface (LPI) is enabled"
|
|
newline
|
|
bitfld.long 0x00 30. "LPI_XIT_PKT,Unlock on Magic Packet or Remote Wake-Up Packet When set to 1 this bit enables the AXI master to come out of the LPI mode only when the magic packet or remote wake-up packet is received" "0: Unlock on Magic Packet or Remote Wake-Up..,1: Unlock on Magic Packet or Remote Wake-Up.."
|
|
newline
|
|
bitfld.long 0x00 24.--27. "WR_OSR_LMT,AXI Maximum Write Outstanding Request Limit This value limits the maximum outstanding request on the AXI write interface" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "RD_OSR_LMT,AXI Maximum Read Outstanding Request Limit This value limits the maximum outstanding request on the AXI read interface" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 13. "ONEKBBE,1 KB Boundary Crossing Enable for the EQOS-AXI Master When set the burst transfers performed by the EQOS-AXI master do not cross 1 KB boundary" "0: 1 KB Boundary Crossing for the EQOS-AXI..,1: 1 KB Boundary Crossing for the EQOS-AXI.."
|
|
newline
|
|
bitfld.long 0x00 12. "AAL,Address-Aligned Beats When this bit is set to 1 the EQOS-AXI or EQOS-AHB master performs address-aligned burst transfers on Read and Write channels" "0: Address-Aligned Beats is disabled,1: Address-Aligned Beats is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "AALE,Automatic AXI LPI enable When set to 1 enables the AXI master to enter into LPI state when there is no activity in the DWC_ether_qos for number of system clock cycles programmed in the LPIEI field of DMA_AXI_LPI_ENTRY_INTERVAL register" "0: Automatic AXI LPI is disabled,1: Automatic AXI LPI is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "BLEN16,AXI Burst Length 16 When this bit is set to 1 or the FB bit is set to 0 the EQOS-AXI master can select a burst length of 16 on the AXI interface" "0: No effect,1: AXI Burst Length 16"
|
|
newline
|
|
bitfld.long 0x00 2. "BLEN8,AXI Burst Length 8 When this bit is set to 1 or the FB bit is set to 0 the EQOS-AXI master can select a burst length of 8 on the AXI interface" "0: No effect,1: AXI Burst Length 8"
|
|
newline
|
|
bitfld.long 0x00 1. "BLEN4,AXI Burst Length 4 When this bit is set to 1 or the FB bit is set to 0 the EQOS-AXI master can select a burst length of 4 on the AXI interface" "0: No effect,1: AXI Burst Length 4"
|
|
newline
|
|
bitfld.long 0x00 0. "FB,Fixed Burst Length When this bit is set to 1 the EQOS-AXI master initiates burst transfers of specified lengths as given below" "0: Fixed Burst Length is disabled,1: Fixed Burst Length is enabled"
|
|
rgroup.long 0x1008++0x03
|
|
line.long 0x00 "DMA_INTERRUPT_STATUS,DMA Interrupt Status"
|
|
bitfld.long 0x00 17. "MACIS,MAC Interrupt Status This bit indicates an interrupt event in the MAC" "0: MAC Interrupt Status not detected,1: MAC Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 16. "MTLIS,MTL Interrupt Status This bit indicates an interrupt event in the MTL" "0: MTL Interrupt Status not detected,1: MTL Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 4. "DC4IS,DMA Channel 4 Interrupt Status This bit indicates an interrupt event in DMA Channel 4" "0: DMA Channel 4 Interrupt Status not detected,1: DMA Channel 4 Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 3. "DC3IS,DMA Channel 3 Interrupt Status This bit indicates an interrupt event in DMA Channel 3" "0: DMA Channel 3 Interrupt Status not detected,1: DMA Channel 3 Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "DC2IS,DMA Channel 2 Interrupt Status This bit indicates an interrupt event in DMA Channel 2" "0: DMA Channel 2 Interrupt Status not detected,1: DMA Channel 2 Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "DC1IS,DMA Channel 1 Interrupt Status This bit indicates an interrupt event in DMA Channel 1" "0: DMA Channel 1 Interrupt Status not detected,1: DMA Channel 1 Interrupt Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "DC0IS,DMA Channel 0 Interrupt Status This bit indicates an interrupt event in DMA Channel 0" "0: DMA Channel 0 Interrupt Status not detected,1: DMA Channel 0 Interrupt Status detected"
|
|
rgroup.long 0x100C++0x03
|
|
line.long 0x00 "DMA_DEBUG_STATUS0,DMA Debug Status 0"
|
|
bitfld.long 0x00 28.--31. "TPS2,DMA Channel 2 Transmit Process State This field indicates the Tx DMA FSM state for Channel 2" "0: Stopped (Reset or Stop Transmit Command issued),1: Running (Fetching Tx Transfer Descriptor),2: Running (Waiting for status),3: Running (Reading Data from system memory..,4: Timestamp write state,?,6: Suspended (Tx Descriptor Unavailable or Tx..,7: Running (Closing Tx Descriptor),?..."
|
|
newline
|
|
bitfld.long 0x00 24.--27. "RPS2,DMA Channel 2 Receive Process State This field indicates the Rx DMA FSM state for Channel 2" "0: Stopped (Reset or Stop Receive Command issued),1: Running (Fetching Rx Transfer Descriptor),?,3: Running (Waiting for Rx packet),4: Suspended (Rx Descriptor Unavailable),5: Running (Closing the Rx Descriptor),6: Timestamp write state,7: Running (Transferring the received packet..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "TPS1,DMA Channel 1 Transmit Process State This field indicates the Tx DMA FSM state for Channel 1" "0: Stopped (Reset or Stop Transmit Command issued),1: Running (Fetching Tx Transfer Descriptor),2: Running (Waiting for status),3: Running (Reading Data from system memory..,4: Timestamp write state,?,6: Suspended (Tx Descriptor Unavailable or Tx..,7: Running (Closing Tx Descriptor),?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "RPS1,DMA Channel 1 Receive Process State This field indicates the Rx DMA FSM state for Channel 1" "0: Stopped (Reset or Stop Receive Command issued),1: Running (Fetching Rx Transfer Descriptor),?,3: Running (Waiting for Rx packet),4: Suspended (Rx Descriptor Unavailable),5: Running (Closing the Rx Descriptor),6: Timestamp write state,7: Running (Transferring the received packet..,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "TPS0,DMA Channel 0 Transmit Process State This field indicates the Tx DMA FSM state for Channel 0" "0: Stopped (Reset or Stop Transmit Command issued),1: Running (Fetching Tx Transfer Descriptor),2: Running (Waiting for status),3: Running (Reading Data from system memory..,4: Timestamp write state,?,6: Suspended (Tx Descriptor Unavailable or Tx..,7: Running (Closing Tx Descriptor),?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RPS0,DMA Channel 0 Receive Process State This field indicates the Rx DMA FSM state for Channel 0" "0: Stopped (Reset or Stop Receive Command issued),1: Running (Fetching Rx Transfer Descriptor),?,3: Running (Waiting for Rx packet),4: Suspended (Rx Descriptor Unavailable),5: Running (Closing the Rx Descriptor),6: Timestamp write state,7: Running (Transferring the received packet..,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "AXRHSTS,AXI Master Read Channel Status When high this bit indicates that the read channel of the AXI master is active and it is transferring the data" "0: AXI Master Read Channel Status not detected,1: AXI Master Read Channel Status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "AXWHSTS,AXI Master Write Channel When high this bit indicates that the write channel of the AXI master is active and it is transferring data" "0: AXI Master Write Channel or AHB Master Status..,1: AXI Master Write Channel or AHB Master Status.."
|
|
rgroup.long 0x1010++0x03
|
|
line.long 0x00 "DMA_DEBUG_STATUS1,DMA Debug Status 1"
|
|
bitfld.long 0x00 12.--15. "TPS4,DMA Channel 4 Transmit Process State This field indicates the Tx DMA FSM state for Channel 4" "0: Stopped (Reset or Stop Transmit Command issued),1: Running (Fetching Tx Transfer Descriptor),2: Running (Waiting for status),3: Running (Reading Data from system memory..,4: Timestamp write state,?,6: Suspended (Tx Descriptor Unavailable or Tx..,7: Running (Closing Tx Descriptor),?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "RPS4,DMA Channel 4 Receive Process State This field indicates the Rx DMA FSM state for Channel 4" "0: Stopped (Reset or Stop Receive Command issued),1: Running (Fetching Rx Transfer Descriptor),?,3: Running (Waiting for Rx packet),4: Suspended (Rx Descriptor Unavailable),5: Running (Closing the Rx Descriptor),6: Timestamp write state,7: Running (Transferring the received packet..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "TPS3,DMA Channel 3 Transmit Process State This field indicates the Tx DMA FSM state for Channel 3" "0: Stopped (Reset or Stop Transmit Command issued),1: Running (Fetching Tx Transfer Descriptor),2: Running (Waiting for status),3: Running (Reading Data from system memory..,4: Timestamp write state,?,6: Suspended (Tx Descriptor Unavailable or Tx..,7: Running (Closing Tx Descriptor),?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "RPS3,DMA Channel 3 Receive Process State This field indicates the Rx DMA FSM state for Channel 3" "0: Stopped (Reset or Stop Receive Command issued),1: Running (Fetching Rx Transfer Descriptor),?,3: Running (Waiting for Rx packet),4: Suspended (Rx Descriptor Unavailable),5: Running (Closing the Rx Descriptor),6: Timestamp write state,7: Running (Transferring the received packet..,?..."
|
|
group.long 0x1040++0x03
|
|
line.long 0x00 "DMA_AXI_LPI_ENTRY_INTERVAL,AXI LPI Entry Interval Control"
|
|
bitfld.long 0x00 0.--3. "LPIEI,LPI Entry Interval Contains the number of system clock cycles multiplied by 64 to wait for an activity in the DWC_ether_qos to enter into the AXI low power state 0 indicates 64 clock cycles" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x1050++0x03
|
|
line.long 0x00 "DMA_TBS_CTRL,TBS Control"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "FTOS,Fetch Time Offset The value in units of 256 nanoseconds that has to be deducted from the Launch time to compute the Fetch Time"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "FGOS,Fetch GSN Offset The number GSN slots that must be deducted from the Launch GSN to compute the Fetch GSN" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "FTOV,Fetch Time Offset Valid When set indicates the FTOS field is valid" "0: Fetch Time Offset is invalid,1: Fetch Time Offset is valid"
|
|
group.long 0x1100++0x03
|
|
line.long 0x00 "DMA_CH0_CONTROL,DMA Channel 0 Control"
|
|
bitfld.long 0x00 18.--20. "DSL,Descriptor Skip Length This bit specifies the Word Dword or Lword number (depending on the 32-bit 64-bit or 128-bit bus) to skip between two unchained descriptors" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "PBLx8,8xPBL mode When this bit is set the PBL value programmed in Bits[21:16] in DMA_CH0_TX_CONTROL and Bits[21:16] in DMA_CH0_RX_CONTROL is multiplied by eight times" "0: 8xPBL mode is disabled,1: 8xPBL mode is enabled"
|
|
group.long 0x1104++0x03
|
|
line.long 0x00 "DMA_CH0_TX_CONTROL,DMA Channel 0 Transmit Control"
|
|
bitfld.long 0x00 28. "EDSE,Enhanced Descriptor Enable When this bit is set the corresponding channel uses Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors" "0: Enhanced Descriptor is disabled,1: Enhanced Descriptor is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "TxPBL,Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "IPBL,Ignore PBL Requirement When this bit is set the DMA does not check for PBL number of locations in the MTL before initiating a transfer" "0: Ignore PBL Requirement is disabled,1: Ignore PBL Requirement is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "OSF,Operate on Second Packet When this bit is set it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained" "0: Operate on Second Packet disabled,1: Operate on Second Packet enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ST,Start or Stop Transmission Command When this bit is set transmission is placed in the Running state" "0: Stop Transmission Command,1: Start Transmission Command"
|
|
group.long 0x1108++0x03
|
|
line.long 0x00 "DMA_CH0_RX_CONTROL,DMA Channel 0 Receive Control"
|
|
bitfld.long 0x00 31. "RPF,Rx Packet Flush" "0: Rx Packet Flush is disabled,1: Rx Packet Flush is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "RxPBL,Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
hexmask.long.word 0x00 4.--14. 1. "RBSZ_13_y,Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0"
|
|
newline
|
|
rbitfld.long 0x00 1.--3. "RBSZ_x_0,Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "SR,Start or Stop Receive When this bit is set the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets" "0: Stop Receive,1: Start Receive"
|
|
group.long 0x1114++0x03
|
|
line.long 0x00 "DMA_CH0_TXDESC_LIST_ADDRESS,Channel 0 Tx Descriptor List Address register"
|
|
hexmask.long 0x00 3.--31. 1. "TDESLA,Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list"
|
|
group.long 0x111C++0x03
|
|
line.long 0x00 "DMA_CH0_RXDESC_LIST_ADDRESS,Channel 0 Rx Descriptor List Address register"
|
|
hexmask.long 0x00 3.--31. 1. "RDESLA,Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list"
|
|
group.long 0x1120++0x03
|
|
line.long 0x00 "DMA_CH0_TXDESC_TAIL_POINTER,Channel 0 Tx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "TDTP,Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring"
|
|
group.long 0x1128++0x03
|
|
line.long 0x00 "DMA_CH0_RXDESC_TAIL_POINTER,Channel 0 Rx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "RDTP,Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring"
|
|
group.long 0x112C++0x03
|
|
line.long 0x00 "DMA_CH0_TXDESC_RING_LENGTH,Channel 0 Tx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "TDRL,Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring"
|
|
group.long 0x1130++0x03
|
|
line.long 0x00 "DMA_CH0_RXDESC_RING_LENGTH,Channel 0 Rx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "RDRL,Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring"
|
|
group.long 0x1134++0x03
|
|
line.long 0x00 "DMA_CH0_INTERRUPT_ENABLE,Channel 0 Interrupt Enable"
|
|
bitfld.long 0x00 15. "NIE,Normal Interrupt Summary Enable When this bit is set the normal interrupt summary is enabled" "0: Normal Interrupt Summary is disabled,1: Normal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "AIE,Abnormal Interrupt Summary Enable When this bit is set the abnormal interrupt summary is enabled" "0: Abnormal Interrupt Summary is disabled,1: Abnormal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "CDEE,Context Descriptor Error Enable When this bit is set along with the AIE bit the Descriptor error interrupt is enabled" "0: Context Descriptor Error is disabled,1: Context Descriptor Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "FBEE,Fatal Bus Error Enable When this bit is set along with the AIE bit the Fatal Bus error interrupt is enabled" "0: Fatal Bus Error is disabled,1: Fatal Bus Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ERIE,Early Receive Interrupt Enable When this bit is set along with the NIE bit the Early Receive interrupt is enabled" "0: Early Receive Interrupt is disabled,1: Early Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "ETIE,Early Transmit Interrupt Enable When this bit is set along with the AIE bit the Early Transmit interrupt is enabled" "0: Early Transmit Interrupt is disabled,1: Early Transmit Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "RWTE,Receive Watchdog Timeout Enable When this bit is set along with the AIE bit the Receive Watchdog Timeout interrupt is enabled" "0: Receive Watchdog Timeout is disabled,1: Receive Watchdog Timeout is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "RSE,Receive Stopped Enable When this bit is set along with the AIE bit the Receive Stopped Interrupt is enabled" "0: Receive Stopped is disabled,1: Receive Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "RBUE,Receive Buffer Unavailable Enable When this bit is set along with the AIE bit the Receive Buffer Unavailable interrupt is enabled" "0: Receive Buffer Unavailable is disabled,1: Receive Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "RIE,Receive Interrupt Enable When this bit is set along with the NIE bit the Receive Interrupt is enabled" "0: Receive Interrupt is disabled,1: Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "TBUE,Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit the Transmit Buffer Unavailable interrupt is enabled" "0: Transmit Buffer Unavailable is disabled,1: Transmit Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TXSE,Transmit Stopped Enable When this bit is set along with the AIE bit the Transmission Stopped interrupt is enabled" "0: Transmit Stopped is disabled,1: Transmit Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TIE,Transmit Interrupt Enable When this bit is set along with the NIE bit the Transmit Interrupt is enabled" "0: Transmit Interrupt is disabled,1: Transmit Interrupt is enabled"
|
|
group.long 0x1138++0x03
|
|
line.long 0x00 "DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER,Channel 0 Receive Interrupt Watchdog Timer"
|
|
bitfld.long 0x00 16.--17. "RWTU,Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RWT,Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles multiplied by factor indicated in RWTU field for which the watchdog timer is set"
|
|
group.long 0x113C++0x03
|
|
line.long 0x00 "DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS,Channel 0 Slot Function Control and Status"
|
|
rbitfld.long 0x00 16.--19. "RSN,Reference Slot Number This field gives the current value of the reference slot number in the DMA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 4.--15. 1. "SIV,Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets"
|
|
newline
|
|
bitfld.long 0x00 1. "ASC,Advance Slot Check When set this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is - equal to the reference slot number given in the RSN field or - ahead of the reference slot.." "0: Advance Slot Check is disabled,1: Advance Slot Check is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ESC,Enable Slot Comparison When set this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field" "0: Slot Comparison is disabled,1: Slot Comparison is enabled"
|
|
rgroup.long 0x1144++0x03
|
|
line.long 0x00 "DMA_CH0_CURRENT_APP_TXDESC,Channel 0 Current Application Transmit Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURTDESAPTR,Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x114C++0x03
|
|
line.long 0x00 "DMA_CH0_CURRENT_APP_RXDESC,Channel 0 Current Application Receive Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURRDESAPTR,Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation"
|
|
rgroup.long 0x1154++0x03
|
|
line.long 0x00 "DMA_CH0_CURRENT_APP_TXBUFFER,Channel 0 Current Application Transmit Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURTBUFAPTR,Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x115C++0x03
|
|
line.long 0x00 "DMA_CH0_CURRENT_APP_RXBUFFER,Channel 0 Current Application Receive Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURRBUFAPTR,Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation"
|
|
group.long 0x1160++0x03
|
|
line.long 0x00 "DMA_CH0_STATUS,DMA Channel 0 Status"
|
|
rbitfld.long 0x00 19.--21. "REB,Rx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 16.--18. "TEB,Tx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "NIS,Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA_CH0_INTERRUPT_ENABLE register: - Bit" "0: Normal Interrupt Summary status not detected,1: Normal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 14. "AIS,Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the INTERRUPT_ENABLE register: - Bit" "0: Abnormal Interrupt Summary status not detected,1: Abnormal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 13. "CDE,Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error which indicates invalid context in the middle of packet flow (intermediate descriptor) or all ones descriptor in Tx case and on Rx side it indicates.." "0: Context Descriptor Error status not detected,1: Context Descriptor Error status detected"
|
|
newline
|
|
bitfld.long 0x00 12. "FBE,Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)" "0: Fatal Bus Error status not detected,1: Fatal Bus Error status detected"
|
|
newline
|
|
bitfld.long 0x00 11. "ERI,Early Receive Interrupt This bit when set indicates that the RxDMA has completed the transfer of packet data to the memory" "0: Early Receive Interrupt status not detected,1: Early Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 10. "ETI,Early Transmit Interrupt This bit when set indicates that the TxDMA has completed the transfer of packet data to the MTL TXFIFO memory" "0: Early Transmit Interrupt status not detected,1: Early Transmit Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 9. "RWT,Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2 048 bytes (10 240 bytes when Jumbo Packet mode is enabled) is received" "0: Receive Watchdog Timeout status not detected,1: Receive Watchdog Timeout status detected"
|
|
newline
|
|
bitfld.long 0x00 8. "RPS,Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state" "0: Receive Process Stopped status not detected,1: Receive Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 7. "RBU,Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list and the DMA cannot acquire it" "0: Receive Buffer Unavailable status not detected,1: Receive Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 6. "RI,Receive Interrupt This bit indicates that the packet reception is complete" "0: Receive Interrupt status not detected,1: Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "TBU,Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list and the DMA cannot acquire it" "0: Transmit Buffer Unavailable status not detected,1: Transmit Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "TPS,Transmit Process Stopped This bit is set when the transmission is stopped" "0: Transmit Process Stopped status not detected,1: Transmit Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TI,Transmit Interrupt This bit indicates that the packet transmission is complete" "0: Transmit Interrupt status not detected,1: Transmit Interrupt status detected"
|
|
rgroup.long 0x1164++0x03
|
|
line.long 0x00 "DMA_CH0_MISS_FRAME_CNT,Channel 0 Missed Frame Counter"
|
|
bitfld.long 0x00 15. "MFCO,Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further" "0: Miss Frame Counter overflow not occurred,1: Miss Frame Counter overflow occurred"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "MFC,Dropped Packet Counters This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programming RPF field in DMA_CH0_RX_CONTROL register"
|
|
rgroup.long 0x1168++0x03
|
|
line.long 0x00 "DMA_CH0_RXP_ACCEPT_CNT,Channel 0 RXP Frames Accepted Counter"
|
|
bitfld.long 0x00 31. "RXPACOF,Rx Parser Accept Counter Overflow Bit When set this bit indicates that the RXPAC Counter field crossed the maximum limit" "0: Rx Parser Accept Counter overflow not occurred,1: Rx Parser Accept Counter overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPAC,Rx Parser Accept Counter This 31-bit counter is implemented whenever a Rx Parser Accept a packet due to AF =1"
|
|
rgroup.long 0x116C++0x03
|
|
line.long 0x00 "DMA_CH0_RX_ERI_CNT,Channel 0 Receive ERI Counter"
|
|
hexmask.long.word 0x00 0.--11. 1. "ECNT,ERI Counter When ERIC bit of RX_CONTROL register is set this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer"
|
|
group.long 0x1180++0x03
|
|
line.long 0x00 "DMA_CH1_CONTROL,DMA Channel 1 Control"
|
|
bitfld.long 0x00 18.--20. "DSL,Descriptor Skip Length This bit specifies the Word Dword or Lword number (depending on the 32-bit 64-bit or 128-bit bus) to skip between two unchained descriptors" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "PBLx8,8xPBL mode When this bit is set the PBL value programmed in Bits[21:16] in TX_CONTROL and Bits[21:16] in DMA_CH1_RX_CONTROL is multiplied by eight times" "0: 8xPBL mode is disabled,1: 8xPBL mode is enabled"
|
|
group.long 0x1184++0x03
|
|
line.long 0x00 "DMA_CH1_TX_CONTROL,DMA Channel 1 Transmit Control"
|
|
bitfld.long 0x00 28. "EDSE,Enhanced Descriptor Enable When this bit is set the corresponding channel uses Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors" "0: Enhanced Descriptor is disabled,1: Enhanced Descriptor is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "TxPBL,Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "IPBL,Ignore PBL Requirement When this bit is set the DMA does not check for PBL number of locations in the MTL before initiating a transfer" "0: Ignore PBL Requirement is disabled,1: Ignore PBL Requirement is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "OSF,Operate on Second Packet When this bit is set it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained" "0: Operate on Second Packet disabled,1: Operate on Second Packet enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ST,Start or Stop Transmission Command When this bit is set transmission is placed in the Running state" "0: Stop Transmission Command,1: Start Transmission Command"
|
|
group.long 0x1188++0x03
|
|
line.long 0x00 "DMA_CH1_RX_CONTROL,DMA Channel 1 Receive Control"
|
|
bitfld.long 0x00 31. "RPF,Rx Packet Flush" "0: Rx Packet Flush is disabled,1: Rx Packet Flush is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "RxPBL,Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
hexmask.long.word 0x00 4.--14. 1. "RBSZ_13_y,Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0"
|
|
newline
|
|
rbitfld.long 0x00 1.--3. "RBSZ_x_0,Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "SR,Start or Stop Receive When this bit is set the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets" "0: Stop Receive,1: Start Receive"
|
|
group.long 0x1194++0x03
|
|
line.long 0x00 "DMA_CH1_TXDESC_LIST_ADDRESS,Channel 1 Tx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "TDESLA,Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list"
|
|
group.long 0x119C++0x03
|
|
line.long 0x00 "DMA_CH1_RXDESC_LIST_ADDRESS,Channel 1 Rx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "RDESLA,Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list"
|
|
group.long 0x11A0++0x03
|
|
line.long 0x00 "DMA_CH1_TXDESC_TAIL_POINTER,Channel 1 Tx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "TDTP,Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring"
|
|
group.long 0x11A8++0x03
|
|
line.long 0x00 "DMA_CH1_RXDESC_TAIL_POINTER,Channel 1 Rx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "RDTP,Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring"
|
|
group.long 0x11AC++0x03
|
|
line.long 0x00 "DMA_CH1_TXDESC_RING_LENGTH,Channel 1 Tx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "TDRL,Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring"
|
|
group.long 0x11B0++0x03
|
|
line.long 0x00 "DMA_CH1_RXDESC_RING_LENGTH,Channel 1 Rx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "RDRL,Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring"
|
|
group.long 0x11B4++0x03
|
|
line.long 0x00 "DMA_CH1_INTERRUPT_ENABLE,Channel 1 Interrupt Enable"
|
|
bitfld.long 0x00 15. "NIE,Normal Interrupt Summary Enable When this bit is set the normal interrupt summary is enabled" "0: Normal Interrupt Summary is disabled,1: Normal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "AIE,Abnormal Interrupt Summary Enable When this bit is set the abnormal interrupt summary is enabled" "0: Abnormal Interrupt Summary is disabled,1: Abnormal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "CDEE,Context Descriptor Error Enable When this bit is set along with the AIE bit the Descriptor error interrupt is enabled" "0: Context Descriptor Error is disabled,1: Context Descriptor Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "FBEE,Fatal Bus Error Enable When this bit is set along with the AIE bit the Fatal Bus error interrupt is enabled" "0: Fatal Bus Error is disabled,1: Fatal Bus Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ERIE,Early Receive Interrupt Enable When this bit is set along with the NIE bit the Early Receive interrupt is enabled" "0: Early Receive Interrupt is disabled,1: Early Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "ETIE,Early Transmit Interrupt Enable When this bit is set along with the AIE bit the Early Transmit interrupt is enabled" "0: Early Transmit Interrupt is disabled,1: Early Transmit Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "RWTE,Receive Watchdog Timeout Enable When this bit is set along with the AIE bit the Receive Watchdog Timeout interrupt is enabled" "0: Receive Watchdog Timeout is disabled,1: Receive Watchdog Timeout is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "RSE,Receive Stopped Enable When this bit is set along with the AIE bit the Receive Stopped Interrupt is enabled" "0: Receive Stopped is disabled,1: Receive Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "RBUE,Receive Buffer Unavailable Enable When this bit is set along with the AIE bit the Receive Buffer Unavailable interrupt is enabled" "0: Receive Buffer Unavailable is disabled,1: Receive Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "RIE,Receive Interrupt Enable When this bit is set along with the NIE bit the Receive Interrupt is enabled" "0: Receive Interrupt is disabled,1: Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "TBUE,Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit the Transmit Buffer Unavailable interrupt is enabled" "0: Transmit Buffer Unavailable is disabled,1: Transmit Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TXSE,Transmit Stopped Enable When this bit is set along with the AIE bit the Transmission Stopped interrupt is enabled" "0: Transmit Stopped is disabled,1: Transmit Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TIE,Transmit Interrupt Enable When this bit is set along with the NIE bit the Transmit Interrupt is enabled" "0: Transmit Interrupt is disabled,1: Transmit Interrupt is enabled"
|
|
group.long 0x11B8++0x03
|
|
line.long 0x00 "DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER,Channel 1 Receive Interrupt Watchdog Timer"
|
|
bitfld.long 0x00 16.--17. "RWTU,Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RWT,Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles multiplied by factor indicated in RWTU field for which the watchdog timer is set"
|
|
group.long 0x11BC++0x03
|
|
line.long 0x00 "DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS,Channel 1 Slot Function Control and Status"
|
|
rbitfld.long 0x00 16.--19. "RSN,Reference Slot Number This field gives the current value of the reference slot number in the DMA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 4.--15. 1. "SIV,Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets"
|
|
newline
|
|
bitfld.long 0x00 1. "ASC,Advance Slot Check When set this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is - equal to the reference slot number given in the RSN field or - ahead of the reference slot.." "0: Advance Slot Check is disabled,1: Advance Slot Check is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ESC,Enable Slot Comparison When set this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field" "0: Slot Comparison is disabled,1: Slot Comparison is enabled"
|
|
rgroup.long 0x11C4++0x03
|
|
line.long 0x00 "DMA_CH1_CURRENT_APP_TXDESC,Channel 1 Current Application Transmit Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURTDESAPTR,Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x11CC++0x03
|
|
line.long 0x00 "DMA_CH1_CURRENT_APP_RXDESC,Channel 1 Current Application Receive Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURRDESAPTR,Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation"
|
|
rgroup.long 0x11D4++0x03
|
|
line.long 0x00 "DMA_CH1_CURRENT_APP_TXBUFFER,Channel 1 Current Application Transmit Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURTBUFAPTR,Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x11DC++0x03
|
|
line.long 0x00 "DMA_CH1_CURRENT_APP_RXBUFFER,Channel 1 Current Application Receive Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURRBUFAPTR,Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation"
|
|
group.long 0x11E0++0x03
|
|
line.long 0x00 "DMA_CH1_STATUS,DMA Channel 1 Status"
|
|
rbitfld.long 0x00 19.--21. "REB,Rx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 16.--18. "TEB,Tx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "NIS,Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the INTERRUPT_ENABLE register: - Bit" "0: Normal Interrupt Summary status not detected,1: Normal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 14. "AIS,Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the INTERRUPT_ENABLE register: - Bit" "0: Abnormal Interrupt Summary status not detected,1: Abnormal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 13. "CDE,Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error which indicates invalid context in the middle of packet flow ( intermediate descriptor) or all one's descriptor in Tx case and on Rx side it indicates.." "0: Context Descriptor Error status not detected,1: Context Descriptor Error status detected"
|
|
newline
|
|
bitfld.long 0x00 12. "FBE,Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)" "0: Fatal Bus Error status not detected,1: Fatal Bus Error status detected"
|
|
newline
|
|
bitfld.long 0x00 11. "ERI,Early Receive Interrupt This bit when set indicates that the RxDMA has completed the transfer of packet data to the memory" "0: Early Receive Interrupt status not detected,1: Early Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 10. "ETI,Early Transmit Interrupt This bit when set indicates that the TxDMA has completed the transfer of packet data to the MTL TXFIFO memory" "0: Early Transmit Interrupt status not detected,1: Early Transmit Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 9. "RWT,Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2 048 bytes (10 240 bytes when Jumbo Packet mode is enabled) is received" "0: Receive Watchdog Timeout status not detected,1: Receive Watchdog Timeout status detected"
|
|
newline
|
|
bitfld.long 0x00 8. "RPS,Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state" "0: Receive Process Stopped status not detected,1: Receive Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 7. "RBU,Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list and the DMA cannot acquire it" "0: Receive Buffer Unavailable status not detected,1: Receive Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 6. "RI,Receive Interrupt This bit indicates that the packet reception is complete" "0: Receive Interrupt status not detected,1: Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "TBU,Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list and the DMA cannot acquire it" "0: Transmit Buffer Unavailable status not detected,1: Transmit Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "TPS,Transmit Process Stopped This bit is set when the transmission is stopped" "0: Transmit Process Stopped status not detected,1: Transmit Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TI,Transmit Interrupt This bit indicates that the packet transmission is complete" "0: Transmit Interrupt status not detected,1: Transmit Interrupt status detected"
|
|
rgroup.long 0x11E4++0x03
|
|
line.long 0x00 "DMA_CH1_MISS_FRAME_CNT,Channel 1 Missed Frame Counter"
|
|
bitfld.long 0x00 15. "MFCO,Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further" "0: Miss Frame Counter overflow not occurred,1: Miss Frame Counter overflow occurred"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "MFC,Dropped Packet Counters This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programming RPF field in RX_CONTROL register"
|
|
rgroup.long 0x11E8++0x03
|
|
line.long 0x00 "DMA_CH1_RXP_ACCEPT_CNT,Channel 1 RXP Frames Accepted Counter"
|
|
bitfld.long 0x00 31. "RXPACOF,Rx Parser Accept Counter Overflow Bit When set this bit indicates that the RXPAC Counter field crossed the maximum limit" "0: Rx Parser Accept Counter overflow not occurred,1: Rx Parser Accept Counter overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPAC,Rx Parser Accept Counter This 31-bit counter is implemented whenever a Rx Parser Accept a packet due to AF =1"
|
|
rgroup.long 0x11EC++0x03
|
|
line.long 0x00 "DMA_CH1_RX_ERI_CNT,Channel 1 Receive ERI Counter"
|
|
hexmask.long.word 0x00 0.--11. 1. "ECNT,ERI Counter When ERIC bit of RX_CONTROL register is set this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer"
|
|
group.long 0x1200++0x03
|
|
line.long 0x00 "DMA_CH2_CONTROL,DMA Channel 2 Control"
|
|
bitfld.long 0x00 18.--20. "DSL,Descriptor Skip Length This bit specifies the Word Dword or Lword number (depending on the 32-bit 64-bit or 128-bit bus) to skip between two unchained descriptors" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "PBLx8,8xPBL mode When this bit is set the PBL value programmed in Bits[21:16] in DMA_CH2_TX_CONTROL and Bits[21:16] in DMA_CH2_RX_CONTROL is multiplied by eight times" "0: 8xPBL mode is disabled,1: 8xPBL mode is enabled"
|
|
group.long 0x1204++0x03
|
|
line.long 0x00 "DMA_CH2_TX_CONTROL,DMA Channel 2 Transmit Control"
|
|
bitfld.long 0x00 28. "EDSE,Enhanced Descriptor Enable When this bit is set the corresponding channel uses Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors" "0: Enhanced Descriptor is disabled,1: Enhanced Descriptor is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "TxPBL,Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "IPBL,Ignore PBL Requirement When this bit is set the DMA does not check for PBL number of locations in the MTL before initiating a transfer" "0: Ignore PBL Requirement is disabled,1: Ignore PBL Requirement is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "OSF,Operate on Second Packet When this bit is set it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained" "0: Operate on Second Packet disabled,1: Operate on Second Packet enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ST,Start or Stop Transmission Command When this bit is set transmission is placed in the Running state" "0: Stop Transmission Command,1: Start Transmission Command"
|
|
group.long 0x1208++0x03
|
|
line.long 0x00 "DMA_CH2_RX_CONTROL,DMA Channel 2 Receive Control"
|
|
bitfld.long 0x00 31. "RPF,Rx Packet Flush" "0: Rx Packet Flush is disabled,1: Rx Packet Flush is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "RxPBL,Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
hexmask.long.word 0x00 4.--14. 1. "RBSZ_13_y,Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0"
|
|
newline
|
|
rbitfld.long 0x00 1.--3. "RBSZ_x_0,Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "SR,Start or Stop Receive When this bit is set the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets" "0: Stop Receive,1: Start Receive"
|
|
group.long 0x1214++0x03
|
|
line.long 0x00 "DMA_CH2_TXDESC_LIST_ADDRESS,Channel 2 Tx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "TDESLA,Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list"
|
|
group.long 0x121C++0x03
|
|
line.long 0x00 "DMA_CH2_RXDESC_LIST_ADDRESS,Channel 2 Rx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "RDESLA,Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list"
|
|
group.long 0x1220++0x03
|
|
line.long 0x00 "DMA_CH2_TXDESC_TAIL_POINTER,Channel 2 Tx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "TDTP,Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring"
|
|
group.long 0x1228++0x03
|
|
line.long 0x00 "DMA_CH2_RXDESC_TAIL_POINTER,Channel 2 Rx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "RDTP,Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring"
|
|
group.long 0x122C++0x03
|
|
line.long 0x00 "DMA_CH2_TXDESC_RING_LENGTH,Channel 2 Tx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "TDRL,Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring"
|
|
group.long 0x1230++0x03
|
|
line.long 0x00 "DMA_CH2_RXDESC_RING_LENGTH,Channel 2 Rx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "RDRL,Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring"
|
|
group.long 0x1234++0x03
|
|
line.long 0x00 "DMA_CH2_INTERRUPT_ENABLE,Channel 2 Interrupt Enable"
|
|
bitfld.long 0x00 15. "NIE,Normal Interrupt Summary Enable When this bit is set the normal interrupt summary is enabled" "0: Normal Interrupt Summary is disabled,1: Normal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "AIE,Abnormal Interrupt Summary Enable When this bit is set the abnormal interrupt summary is enabled" "0: Abnormal Interrupt Summary is disabled,1: Abnormal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "CDEE,Context Descriptor Error Enable When this bit is set along with the AIE bit the Descriptor error interrupt is enabled" "0: Context Descriptor Error is disabled,1: Context Descriptor Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "FBEE,Fatal Bus Error Enable When this bit is set along with the AIE bit the Fatal Bus error interrupt is enabled" "0: Fatal Bus Error is disabled,1: Fatal Bus Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ERIE,Early Receive Interrupt Enable When this bit is set along with the NIE bit the Early Receive interrupt is enabled" "0: Early Receive Interrupt is disabled,1: Early Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "ETIE,Early Transmit Interrupt Enable When this bit is set along with the AIE bit the Early Transmit interrupt is enabled" "0: Early Transmit Interrupt is disabled,1: Early Transmit Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "RWTE,Receive Watchdog Timeout Enable When this bit is set along with the AIE bit the Receive Watchdog Timeout interrupt is enabled" "0: Receive Watchdog Timeout is disabled,1: Receive Watchdog Timeout is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "RSE,Receive Stopped Enable When this bit is set along with the AIE bit the Receive Stopped Interrupt is enabled" "0: Receive Stopped is disabled,1: Receive Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "RBUE,Receive Buffer Unavailable Enable When this bit is set along with the AIE bit the Receive Buffer Unavailable interrupt is enabled" "0: Receive Buffer Unavailable is disabled,1: Receive Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "RIE,Receive Interrupt Enable When this bit is set along with the NIE bit the Receive Interrupt is enabled" "0: Receive Interrupt is disabled,1: Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "TBUE,Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit the Transmit Buffer Unavailable interrupt is enabled" "0: Transmit Buffer Unavailable is disabled,1: Transmit Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TXSE,Transmit Stopped Enable When this bit is set along with the AIE bit the Transmission Stopped interrupt is enabled" "0: Transmit Stopped is disabled,1: Transmit Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TIE,Transmit Interrupt Enable When this bit is set along with the NIE bit the Transmit Interrupt is enabled" "0: Transmit Interrupt is disabled,1: Transmit Interrupt is enabled"
|
|
group.long 0x1238++0x03
|
|
line.long 0x00 "DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER,Channel 2 Receive Interrupt Watchdog Timer"
|
|
bitfld.long 0x00 16.--17. "RWTU,Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RWT,Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles multiplied by factor indicated in RWTU field for which the watchdog timer is set"
|
|
group.long 0x123C++0x03
|
|
line.long 0x00 "DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS,Channel 2 Slot Function Control and Status"
|
|
rbitfld.long 0x00 16.--19. "RSN,Reference Slot Number This field gives the current value of the reference slot number in the DMA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 4.--15. 1. "SIV,Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets"
|
|
newline
|
|
bitfld.long 0x00 1. "ASC,Advance Slot Check When set this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is - equal to the reference slot number given in the RSN field or - ahead of the reference slot.." "0: Advance Slot Check is disabled,1: Advance Slot Check is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ESC,Enable Slot Comparison When set this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field" "0: Slot Comparison is disabled,1: Slot Comparison is enabled"
|
|
rgroup.long 0x1244++0x03
|
|
line.long 0x00 "DMA_CH2_CURRENT_APP_TXDESC,Channel 2 Current Application Transmit Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURTDESAPTR,Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x124C++0x03
|
|
line.long 0x00 "DMA_CH2_CURRENT_APP_RXDESC,Channel 2 Current Application Receive Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURRDESAPTR,Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation"
|
|
rgroup.long 0x1254++0x03
|
|
line.long 0x00 "DMA_CH2_CURRENT_APP_TXBUFFER,Channel 2 Current Application Transmit Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURTBUFAPTR,Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x125C++0x03
|
|
line.long 0x00 "DMA_CH2_CURRENT_APP_RXBUFFER,Channel 2 Current Application Receive Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURRBUFAPTR,Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation"
|
|
group.long 0x1260++0x03
|
|
line.long 0x00 "DMA_CH2_STATUS,DMA Channel 2 Status"
|
|
rbitfld.long 0x00 19.--21. "REB,Rx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 16.--18. "TEB,Tx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "NIS,Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the INTERRUPT_ENABLE register: - Bit" "0: Normal Interrupt Summary status not detected,1: Normal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 14. "AIS,Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA_CH2_INTERRUPT_ENABLE register: - Bit" "0: Abnormal Interrupt Summary status not detected,1: Abnormal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 13. "CDE,Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error which indicates invalid context in the middle of packet flow ( intermediate descriptor) or all one's descriptor in Tx case and on Rx side it indicates.." "0: Context Descriptor Error status not detected,1: Context Descriptor Error status detected"
|
|
newline
|
|
bitfld.long 0x00 12. "FBE,Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)" "0: Fatal Bus Error status not detected,1: Fatal Bus Error status detected"
|
|
newline
|
|
bitfld.long 0x00 11. "ERI,Early Receive Interrupt This bit when set indicates that the RxDMA has completed the transfer of packet data to the memory" "0: Early Receive Interrupt status not detected,1: Early Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 10. "ETI,Early Transmit Interrupt This bit when set indicates that the TxDMA has completed the transfer of packet data to the MTL TXFIFO memory" "0: Early Transmit Interrupt status not detected,1: Early Transmit Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 9. "RWT,Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2 048 bytes (10 240 bytes when Jumbo Packet mode is enabled) is received" "0: Receive Watchdog Timeout status not detected,1: Receive Watchdog Timeout status detected"
|
|
newline
|
|
bitfld.long 0x00 8. "RPS,Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state" "0: Receive Process Stopped status not detected,1: Receive Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 7. "RBU,Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list and the DMA cannot acquire it" "0: Receive Buffer Unavailable status not detected,1: Receive Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 6. "RI,Receive Interrupt This bit indicates that the packet reception is complete" "0: Receive Interrupt status not detected,1: Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "TBU,Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list and the DMA cannot acquire it" "0: Transmit Buffer Unavailable status not detected,1: Transmit Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "TPS,Transmit Process Stopped This bit is set when the transmission is stopped" "0: Transmit Process Stopped status not detected,1: Transmit Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TI,Transmit Interrupt This bit indicates that the packet transmission is complete" "0: Transmit Interrupt status not detected,1: Transmit Interrupt status detected"
|
|
rgroup.long 0x1264++0x03
|
|
line.long 0x00 "DMA_CH2_MISS_FRAME_CNT,Channel 2 Missed Frame Counter"
|
|
bitfld.long 0x00 15. "MFCO,Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further" "0: Miss Frame Counter overflow not occurred,1: Miss Frame Counter overflow occurred"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "MFC,Dropped Packet Counters This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programming RPF field in DMA_CH2_RX_CONTROL register"
|
|
rgroup.long 0x1268++0x03
|
|
line.long 0x00 "DMA_CH2_RXP_ACCEPT_CNT,Channel 2 RXP Frames Accepted Counter"
|
|
bitfld.long 0x00 31. "RXPACOF,Rx Parser Accept Counter Overflow Bit When set this bit indicates that the RXPAC Counter field crossed the maximum limit" "0: Rx Parser Accept Counter overflow not occurred,1: Rx Parser Accept Counter overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPAC,Rx Parser Accept Counter This 31-bit counter is implemented whenever a Rx Parser Accept a packet due to AF =1"
|
|
rgroup.long 0x126C++0x03
|
|
line.long 0x00 "DMA_CH2_RX_ERI_CNT,Channel 2 Receive ERI Counter"
|
|
hexmask.long.word 0x00 0.--11. 1. "ECNT,ERI Counter When ERIC bit of DMA_CH2_RX_CONTROL register is set this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer"
|
|
group.long 0x1280++0x03
|
|
line.long 0x00 "DMA_CH3_CONTROL,DMA Channel 3 Control"
|
|
bitfld.long 0x00 18.--20. "DSL,Descriptor Skip Length This bit specifies the Word Dword or Lword number (depending on the 32-bit 64-bit or 128-bit bus) to skip between two unchained descriptors" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "PBLx8,8xPBL mode When this bit is set the PBL value programmed in Bits[21:16] in DMA_CH3_TX_CONTROL and Bits[21:16] in DMA_CH3_RX_CONTROL is multiplied by eight times" "0: 8xPBL mode is disabled,1: 8xPBL mode is enabled"
|
|
group.long 0x1284++0x03
|
|
line.long 0x00 "DMA_CH3_TX_CONTROL,DMA Channel 3 Transmit Control"
|
|
bitfld.long 0x00 28. "EDSE,Enhanced Descriptor Enable When this bit is set the corresponding channel uses Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors" "0: Enhanced Descriptor is disabled,1: Enhanced Descriptor is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "TxPBL,Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "IPBL,Ignore PBL Requirement When this bit is set the DMA does not check for PBL number of locations in the MTL before initiating a transfer" "0: Ignore PBL Requirement is disabled,1: Ignore PBL Requirement is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "OSF,Operate on Second Packet When this bit is set it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained" "0: Operate on Second Packet disabled,1: Operate on Second Packet enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ST,Start or Stop Transmission Command When this bit is set transmission is placed in the Running state" "0: Stop Transmission Command,1: Start Transmission Command"
|
|
group.long 0x1288++0x03
|
|
line.long 0x00 "DMA_CH3_RX_CONTROL,DMA Channel 3 Receive Control"
|
|
bitfld.long 0x00 31. "RPF,Rx Packet Flush" "0: Rx Packet Flush is disabled,1: Rx Packet Flush is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "RxPBL,Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
hexmask.long.word 0x00 4.--14. 1. "RBSZ_13_y,Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0"
|
|
newline
|
|
rbitfld.long 0x00 1.--3. "RBSZ_x_0,Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "SR,Start or Stop Receive When this bit is set the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets" "0: Stop Receive,1: Start Receive"
|
|
group.long 0x1294++0x03
|
|
line.long 0x00 "DMA_CH3_TXDESC_LIST_ADDRESS,Channel 3 Tx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "TDESLA,Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list"
|
|
group.long 0x129C++0x03
|
|
line.long 0x00 "DMA_CH3_RXDESC_LIST_ADDRESS,Channel 3 Rx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "RDESLA,Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list"
|
|
group.long 0x12A0++0x03
|
|
line.long 0x00 "DMA_CH3_TXDESC_TAIL_POINTER,Channel 3 Tx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "TDTP,Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring"
|
|
group.long 0x12A8++0x03
|
|
line.long 0x00 "DMA_CH3_RXDESC_TAIL_POINTER,Channel 3 Rx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "RDTP,Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring"
|
|
group.long 0x12AC++0x03
|
|
line.long 0x00 "DMA_CH3_TXDESC_RING_LENGTH,Channel 3 Tx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "TDRL,Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring"
|
|
group.long 0x12B0++0x03
|
|
line.long 0x00 "DMA_CH3_RXDESC_RING_LENGTH,Channel 3 Rx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "RDRL,Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring"
|
|
group.long 0x12B4++0x03
|
|
line.long 0x00 "DMA_CH3_INTERRUPT_ENABLE,Channel 3 Interrupt Enable"
|
|
bitfld.long 0x00 15. "NIE,Normal Interrupt Summary Enable When this bit is set the normal interrupt summary is enabled" "0: Normal Interrupt Summary is disabled,1: Normal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "AIE,Abnormal Interrupt Summary Enable When this bit is set the abnormal interrupt summary is enabled" "0: Abnormal Interrupt Summary is disabled,1: Abnormal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "CDEE,Context Descriptor Error Enable When this bit is set along with the AIE bit the Descriptor error interrupt is enabled" "0: Context Descriptor Error is disabled,1: Context Descriptor Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "FBEE,Fatal Bus Error Enable When this bit is set along with the AIE bit the Fatal Bus error interrupt is enabled" "0: Fatal Bus Error is disabled,1: Fatal Bus Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ERIE,Early Receive Interrupt Enable When this bit is set along with the NIE bit the Early Receive interrupt is enabled" "0: Early Receive Interrupt is disabled,1: Early Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "ETIE,Early Transmit Interrupt Enable When this bit is set along with the AIE bit the Early Transmit interrupt is enabled" "0: Early Transmit Interrupt is disabled,1: Early Transmit Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "RWTE,Receive Watchdog Timeout Enable When this bit is set along with the AIE bit the Receive Watchdog Timeout interrupt is enabled" "0: Receive Watchdog Timeout is disabled,1: Receive Watchdog Timeout is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "RSE,Receive Stopped Enable When this bit is set along with the AIE bit the Receive Stopped Interrupt is enabled" "0: Receive Stopped is disabled,1: Receive Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "RBUE,Receive Buffer Unavailable Enable When this bit is set along with the AIE bit the Receive Buffer Unavailable interrupt is enabled" "0: Receive Buffer Unavailable is disabled,1: Receive Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "RIE,Receive Interrupt Enable When this bit is set along with the NIE bit the Receive Interrupt is enabled" "0: Receive Interrupt is disabled,1: Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "TBUE,Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit the Transmit Buffer Unavailable interrupt is enabled" "0: Transmit Buffer Unavailable is disabled,1: Transmit Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TXSE,Transmit Stopped Enable When this bit is set along with the AIE bit the Transmission Stopped interrupt is enabled" "0: Transmit Stopped is disabled,1: Transmit Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TIE,Transmit Interrupt Enable When this bit is set along with the NIE bit the Transmit Interrupt is enabled" "0: Transmit Interrupt is disabled,1: Transmit Interrupt is enabled"
|
|
group.long 0x12B8++0x03
|
|
line.long 0x00 "DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER,Channel 3 Receive Interrupt Watchdog Time"
|
|
bitfld.long 0x00 16.--17. "RWTU,Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RWT,Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles multiplied by factor indicated in RWTU field for which the watchdog timer is set"
|
|
group.long 0x12BC++0x03
|
|
line.long 0x00 "DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS,Channel 3 Slot Function Control and Status"
|
|
rbitfld.long 0x00 16.--19. "RSN,Reference Slot Number This field gives the current value of the reference slot number in the DMA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 4.--15. 1. "SIV,Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets"
|
|
newline
|
|
bitfld.long 0x00 1. "ASC,Advance Slot Check When set this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is - equal to the reference slot number given in the RSN field or - ahead of the reference slot.." "0: Advance Slot Check is disabled,1: Advance Slot Check is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ESC,Enable Slot Comparison When set this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field" "0: Slot Comparison is disabled,1: Slot Comparison is enabled"
|
|
rgroup.long 0x12C4++0x03
|
|
line.long 0x00 "DMA_CH3_CURRENT_APP_TXDESC,Channel 3 Current Application Transmit Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURTDESAPTR,Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x12CC++0x03
|
|
line.long 0x00 "DMA_CH3_CURRENT_APP_RXDESC,Channel 3 Current Application Receive Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURRDESAPTR,Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation"
|
|
rgroup.long 0x12D4++0x03
|
|
line.long 0x00 "DMA_CH3_CURRENT_APP_TXBUFFER,Channel 3 Current Application Transmit Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURTBUFAPTR,Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x12DC++0x03
|
|
line.long 0x00 "DMA_CH3_CURRENT_APP_RXBUFFER,Channel 3 Current Application Receive Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURRBUFAPTR,Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation"
|
|
group.long 0x12E0++0x03
|
|
line.long 0x00 "DMA_CH3_STATUS,DMA Channel 3 Status"
|
|
rbitfld.long 0x00 19.--21. "REB,Rx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 16.--18. "TEB,Tx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "NIS,Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA_CH3_INTERRUPT_ENABLE register: - Bit" "0: Normal Interrupt Summary status not detected,1: Normal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 14. "AIS,Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA_CH3_INTERRUPT_ENABLE register: - Bit" "0: Abnormal Interrupt Summary status not detected,1: Abnormal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 13. "CDE,Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error which indicates invalid context in the middle of packet flow ( intermediate descriptor) or all one's descriptor in Tx case and on Rx side it indicates.." "0: Context Descriptor Error status not detected,1: Context Descriptor Error status detected"
|
|
newline
|
|
bitfld.long 0x00 12. "FBE,Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)" "0: Fatal Bus Error status not detected,1: Fatal Bus Error status detected"
|
|
newline
|
|
bitfld.long 0x00 11. "ERI,Early Receive Interrupt This bit when set indicates that the RxDMA has completed the transfer of packet data to the memory" "0: Early Receive Interrupt status not detected,1: Early Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 10. "ETI,Early Transmit Interrupt This bit when set indicates that the TxDMA has completed the transfer of packet data to the MTL TXFIFO memory" "0: Early Transmit Interrupt status not detected,1: Early Transmit Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 9. "RWT,Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2 048 bytes (10 240 bytes when Jumbo Packet mode is enabled) is received" "0: Receive Watchdog Timeout status not detected,1: Receive Watchdog Timeout status detected"
|
|
newline
|
|
bitfld.long 0x00 8. "RPS,Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state" "0: Receive Process Stopped status not detected,1: Receive Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 7. "RBU,Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list and the DMA cannot acquire it" "0: Receive Buffer Unavailable status not detected,1: Receive Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 6. "RI,Receive Interrupt This bit indicates that the packet reception is complete" "0: Receive Interrupt status not detected,1: Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "TBU,Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list and the DMA cannot acquire it" "0: Transmit Buffer Unavailable status not detected,1: Transmit Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "TPS,Transmit Process Stopped This bit is set when the transmission is stopped" "0: Transmit Process Stopped status not detected,1: Transmit Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TI,Transmit Interrupt This bit indicates that the packet transmission is complete" "0: Transmit Interrupt status not detected,1: Transmit Interrupt status detected"
|
|
rgroup.long 0x12E4++0x03
|
|
line.long 0x00 "DMA_CH3_MISS_FRAME_CNT,Channel 3 Missed Frame Counter"
|
|
bitfld.long 0x00 15. "MFCO,Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further" "0: Miss Frame Counter overflow not occurred,1: Miss Frame Counter overflow occurred"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "MFC,Dropped Packet Counters This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programming RPF field in RX_CONTROL register"
|
|
rgroup.long 0x12E8++0x03
|
|
line.long 0x00 "DMA_CH3_RXP_ACCEPT_CNT,Channel 3 RXP Frames Accepted Counter"
|
|
bitfld.long 0x00 31. "RXPACOF,Rx Parser Accept Counter Overflow Bit When set this bit indicates that the RXPAC Counter field crossed the maximum limit" "0: Rx Parser Accept Counter overflow not occurred,1: Rx Parser Accept Counter overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPAC,Rx Parser Accept Counter This 31-bit counter is implemented whenever a Rx Parser Accept a packet due to AF =1"
|
|
rgroup.long 0x12EC++0x03
|
|
line.long 0x00 "DMA_CH3_RX_ERI_CNT,Channel 3 Receive ERI Counter"
|
|
hexmask.long.word 0x00 0.--11. 1. "ECNT,ERI Counter When ERIC bit of DMA_CH3_RX_CONTROL register is set this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer"
|
|
group.long 0x1300++0x03
|
|
line.long 0x00 "DMA_CH4_CONTROL,DMA Channel 4 Control"
|
|
bitfld.long 0x00 18.--20. "DSL,Descriptor Skip Length This bit specifies the Word Dword or Lword number (depending on the 32-bit 64-bit or 128-bit bus) to skip between two unchained descriptors" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "PBLx8,8xPBL mode When this bit is set the PBL value programmed in Bits[21:16] in DMA_CH4_TX_CONTROL and Bits[21:16] in DMA_CH4_RX_CONTROL is multiplied by eight times" "0: 8xPBL mode is disabled,1: 8xPBL mode is enabled"
|
|
group.long 0x1304++0x03
|
|
line.long 0x00 "DMA_CH4_TX_CONTROL,DMA Channel 4 Transmit Control"
|
|
bitfld.long 0x00 28. "EDSE,Enhanced Descriptor Enable When this bit is set the corresponding channel uses Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors" "0: Enhanced Descriptor is disabled,1: Enhanced Descriptor is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "TxPBL,Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 15. "IPBL,Ignore PBL Requirement When this bit is set the DMA does not check for PBL number of locations in the MTL before initiating a transfer" "0: Ignore PBL Requirement is disabled,1: Ignore PBL Requirement is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "OSF,Operate on Second Packet When this bit is set it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained" "0: Operate on Second Packet disabled,1: Operate on Second Packet enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ST,Start or Stop Transmission Command When this bit is set transmission is placed in the Running state" "0: Stop Transmission Command,1: Start Transmission Command"
|
|
group.long 0x1308++0x03
|
|
line.long 0x00 "DMA_CH4_RX_CONTROL,DMA Channel 4 Receive Control"
|
|
bitfld.long 0x00 31. "RPF,Rx Packet Flush" "0: Rx Packet Flush is disabled,1: Rx Packet Flush is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--21. "RxPBL,Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
hexmask.long.word 0x00 4.--14. 1. "RBSZ_13_y,Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0"
|
|
newline
|
|
rbitfld.long 0x00 1.--3. "RBSZ_x_0,Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "SR,Start or Stop Receive When this bit is set the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets" "0: Stop Receive,1: Start Receive"
|
|
group.long 0x1314++0x03
|
|
line.long 0x00 "DMA_CH4_TXDESC_LIST_ADDRESS,Channel 4 Tx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "TDESLA,Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list"
|
|
group.long 0x131C++0x03
|
|
line.long 0x00 "DMA_CH4_RXDESC_LIST_ADDRESS,Channel 4 Rx Descriptor List Address"
|
|
hexmask.long 0x00 3.--31. 1. "RDESLA,Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list"
|
|
group.long 0x1320++0x03
|
|
line.long 0x00 "DMA_CH4_TXDESC_TAIL_POINTER,Channel 4 Tx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "TDTP,Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring"
|
|
group.long 0x1328++0x03
|
|
line.long 0x00 "DMA_CH4_RXDESC_TAIL_POINTER,Channel 4 Rx Descriptor Tail Pointer"
|
|
hexmask.long 0x00 3.--31. 1. "RDTP,Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring"
|
|
group.long 0x132C++0x03
|
|
line.long 0x00 "DMA_CH4_TXDESC_RING_LENGTH,Channel 4 Tx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "TDRL,Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring"
|
|
group.long 0x1330++0x03
|
|
line.long 0x00 "DMA_CH4_RXDESC_RING_LENGTH,Channel 4 Rx Descriptor Ring Length"
|
|
hexmask.long.word 0x00 0.--9. 1. "RDRL,Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring"
|
|
group.long 0x1334++0x03
|
|
line.long 0x00 "DMA_CH4_INTERRUPT_ENABLE,Channel 4 Interrupt Enable"
|
|
bitfld.long 0x00 15. "NIE,Normal Interrupt Summary Enable When this bit is set the normal interrupt summary is enabled" "0: Normal Interrupt Summary is disabled,1: Normal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 14. "AIE,Abnormal Interrupt Summary Enable When this bit is set the abnormal interrupt summary is enabled" "0: Abnormal Interrupt Summary is disabled,1: Abnormal Interrupt Summary is enabled"
|
|
newline
|
|
bitfld.long 0x00 13. "CDEE,Context Descriptor Error Enable When this bit is set along with the AIE bit the Descriptor error interrupt is enabled" "0: Context Descriptor Error is disabled,1: Context Descriptor Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 12. "FBEE,Fatal Bus Error Enable When this bit is set along with the AIE bit the Fatal Bus error interrupt is enabled" "0: Fatal Bus Error is disabled,1: Fatal Bus Error is enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ERIE,Early Receive Interrupt Enable When this bit is set along with the NIE bit the Early Receive interrupt is enabled" "0: Early Receive Interrupt is disabled,1: Early Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "ETIE,Early Transmit Interrupt Enable When this bit is set along with the AIE bit the Early Transmit interrupt is enabled" "0: Early Transmit Interrupt is disabled,1: Early Transmit Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "RWTE,Receive Watchdog Timeout Enable When this bit is set along with the AIE bit the Receive Watchdog Timeout interrupt is enabled" "0: Receive Watchdog Timeout is disabled,1: Receive Watchdog Timeout is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "RSE,Receive Stopped Enable When this bit is set along with the AIE bit the Receive Stopped Interrupt is enabled" "0: Receive Stopped is disabled,1: Receive Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "RBUE,Receive Buffer Unavailable Enable When this bit is set along with the AIE bit the Receive Buffer Unavailable interrupt is enabled" "0: Receive Buffer Unavailable is disabled,1: Receive Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "RIE,Receive Interrupt Enable When this bit is set along with the NIE bit the Receive Interrupt is enabled" "0: Receive Interrupt is disabled,1: Receive Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "TBUE,Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit the Transmit Buffer Unavailable interrupt is enabled" "0: Transmit Buffer Unavailable is disabled,1: Transmit Buffer Unavailable is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "TXSE,Transmit Stopped Enable When this bit is set along with the AIE bit the Transmission Stopped interrupt is enabled" "0: Transmit Stopped is disabled,1: Transmit Stopped is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TIE,Transmit Interrupt Enable When this bit is set along with the NIE bit the Transmit Interrupt is enabled" "0: Transmit Interrupt is disabled,1: Transmit Interrupt is enabled"
|
|
group.long 0x1338++0x03
|
|
line.long 0x00 "DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER,Channel 4 Receive Interrupt Watchdog Timer"
|
|
bitfld.long 0x00 16.--17. "RWTU,Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RWT,Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles multiplied by factor indicated in RWTU field for which the watchdog timer is set"
|
|
group.long 0x133C++0x03
|
|
line.long 0x00 "DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS,Channel 4 Slot Function Control and Status"
|
|
rbitfld.long 0x00 16.--19. "RSN,Reference Slot Number This field gives the current value of the reference slot number in the DMA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 4.--15. 1. "SIV,Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets"
|
|
newline
|
|
bitfld.long 0x00 1. "ASC,Advance Slot Check When set this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is - equal to the reference slot number given in the RSN field or - ahead of the reference slot.." "0: Advance Slot Check is disabled,1: Advance Slot Check is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ESC,Enable Slot Comparison When set this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field" "0: Slot Comparison is disabled,1: Slot Comparison is enabled"
|
|
rgroup.long 0x1344++0x03
|
|
line.long 0x00 "DMA_CH4_CURRENT_APP_TXDESC,Channel 4 Current Application Transmit Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURTDESAPTR,Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x134C++0x03
|
|
line.long 0x00 "DMA_CH4_CURRENT_APP_RXDESC,Channel 4 Current Application Receive Descriptor"
|
|
hexmask.long 0x00 0.--31. 1. "CURRDESAPTR,Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation"
|
|
rgroup.long 0x1354++0x03
|
|
line.long 0x00 "DMA_CH4_CURRENT_APP_TXBUFFER,Channel 4 Current Application Transmit Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURTBUFAPTR,Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation"
|
|
rgroup.long 0x135C++0x03
|
|
line.long 0x00 "DMA_CH4_CURRENT_APP_RXBUFFER,Channel 4 Current Application Receive Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "CURRBUFAPTR,Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation"
|
|
group.long 0x1360++0x03
|
|
line.long 0x00 "DMA_CH4_STATUS,DMA Channel 4 Status"
|
|
rbitfld.long 0x00 19.--21. "REB,Rx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 16.--18. "TEB,Tx DMA Error Bits This field indicates the type of error that caused a Bus Error" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "NIS,Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the INTERRUPT_ENABLE register: - Bit" "0: Normal Interrupt Summary status not detected,1: Normal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 14. "AIS,Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the INTERRUPT_ENABLE register: - Bit" "0: Abnormal Interrupt Summary status not detected,1: Abnormal Interrupt Summary status detected"
|
|
newline
|
|
bitfld.long 0x00 13. "CDE,Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error which indicates invalid context in the middle of packet flow ( intermediate descriptor) or all one's descriptor in Tx case and on Rx side it indicates.." "0: Context Descriptor Error status not detected,1: Context Descriptor Error status detected"
|
|
newline
|
|
bitfld.long 0x00 12. "FBE,Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field)" "0: Fatal Bus Error status not detected,1: Fatal Bus Error status detected"
|
|
newline
|
|
bitfld.long 0x00 11. "ERI,Early Receive Interrupt This bit when set indicates that the RxDMA has completed the transfer of packet data to the memory" "0: Early Receive Interrupt status not detected,1: Early Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 10. "ETI,Early Transmit Interrupt This bit when set indicates that the TxDMA has completed the transfer of packet data to the MTL TXFIFO memory" "0: Early Transmit Interrupt status not detected,1: Early Transmit Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 9. "RWT,Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2 048 bytes (10 240 bytes when Jumbo Packet mode is enabled) is received" "0: Receive Watchdog Timeout status not detected,1: Receive Watchdog Timeout status detected"
|
|
newline
|
|
bitfld.long 0x00 8. "RPS,Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state" "0: Receive Process Stopped status not detected,1: Receive Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 7. "RBU,Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list and the DMA cannot acquire it" "0: Receive Buffer Unavailable status not detected,1: Receive Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 6. "RI,Receive Interrupt This bit indicates that the packet reception is complete" "0: Receive Interrupt status not detected,1: Receive Interrupt status detected"
|
|
newline
|
|
bitfld.long 0x00 2. "TBU,Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list and the DMA cannot acquire it" "0: Transmit Buffer Unavailable status not detected,1: Transmit Buffer Unavailable status detected"
|
|
newline
|
|
bitfld.long 0x00 1. "TPS,Transmit Process Stopped This bit is set when the transmission is stopped" "0: Transmit Process Stopped status not detected,1: Transmit Process Stopped status detected"
|
|
newline
|
|
bitfld.long 0x00 0. "TI,Transmit Interrupt This bit indicates that the packet transmission is complete" "0: Transmit Interrupt status not detected,1: Transmit Interrupt status detected"
|
|
rgroup.long 0x1364++0x03
|
|
line.long 0x00 "DMA_CH4_MISS_FRAME_CNT,Channel 4 Missed Frame Counter"
|
|
bitfld.long 0x00 15. "MFCO,Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further" "0: Miss Frame Counter overflow not occurred,1: Miss Frame Counter overflow occurred"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "MFC,Dropped Packet Counters This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programming RPF field in RX_CONTROL register"
|
|
rgroup.long 0x1368++0x03
|
|
line.long 0x00 "DMA_CH4_RXP_ACCEPT_CNT,Channel 4 RXP Frames Accepted Counter"
|
|
bitfld.long 0x00 31. "RXPACOF,Rx Parser Accept Counter Overflow Bit When set this bit indicates that the RXPAC Counter field crossed the maximum limit" "0: Rx Parser Accept Counter overflow not occurred,1: Rx Parser Accept Counter overflow occurred"
|
|
newline
|
|
hexmask.long 0x00 0.--30. 1. "RXPAC,Rx Parser Accept Counter This 31-bit counter is implemented whenever a Rx Parser Accept a packet due to AF =1"
|
|
rgroup.long 0x136C++0x03
|
|
line.long 0x00 "DMA_CH4_RX_ERI_CNT,Channel 4 Receive ERI Counter"
|
|
hexmask.long.word 0x00 0.--11. 1. "ECNT,ERI Counter When ERIC bit of DMA_CH4_RX_CONTROL register is set this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer"
|
|
tree.end
|
|
tree.end
|
|
tree "ETHERNET_PLL (Fractional PLL)"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0: Used in SoCs with a bias current of 10uA,1: Used in SoCs with a bias current of 2uA"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0: Divide by 1,1: Divide by 2,2: Divide by 4,3: Divide by 8,4: Divide by 16,5: Divide by 32,?..."
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0: Disable Dither,1: Enable Dither"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0: No Bypass,1: Bypass the PLL"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable the clock output,1: Enable the clock output"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0: Power down the PLL,1: Power Up the PLL"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0: Normal operation,1: Initialize PLL start up"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0: Disable the alternate clock output,1: Enable the alternate clock output which is.."
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Fractional PLL Control Register"
|
|
eventfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
eventfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
eventfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
eventfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
eventfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
eventfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_SET,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_CLR,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
eventfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_TOG,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "NUMERATOR,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "NUMERATOR_SET,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "NUMERATOR_CLR,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "NUMERATOR_TOG,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DENOMINATOR,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "DENOMINATOR_SET,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "DENOMINATOR_CLR,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "DENOMINATOR_TOG,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
tree.end
|
|
tree "EWM (External Watchdog Module)"
|
|
base ad:0x4002C000
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "CTRL,Control Register"
|
|
bitfld.byte 0x00 3. "INTEN,Interrupt Enable" "0: Deasserts the interrupt request,1: Generates an interrupt request when EWM_OUT_b.."
|
|
bitfld.byte 0x00 2. "INEN,Input Enable" "0: EWM_in port is disabled,1: EWM_in port is enabled"
|
|
bitfld.byte 0x00 1. "ASSIN,EWM_in's Assertion State Select" "0: Default assert state of the EWM_in signal,1: Inverts the assert state of EWM_in signal"
|
|
newline
|
|
bitfld.byte 0x00 0. "EWMEN,EWM enable" "0: EWM module is disabled,1: EWM module is enabled"
|
|
group.byte 0x01++0x00
|
|
line.byte 0x00 "SERV,Service Register"
|
|
hexmask.byte 0x00 0.--7. 1. "SERVICE,SERVICE"
|
|
group.byte 0x02++0x00
|
|
line.byte 0x00 "CMPL,Compare Low Register"
|
|
hexmask.byte 0x00 0.--7. 1. "COMPAREL,COMPAREL"
|
|
group.byte 0x03++0x00
|
|
line.byte 0x00 "CMPH,Compare High Register"
|
|
hexmask.byte 0x00 0.--7. 1. "COMPAREH,COMPAREH"
|
|
group.byte 0x04++0x00
|
|
line.byte 0x00 "CLKCTRL,Clock Control Register"
|
|
bitfld.byte 0x00 0.--1. "CLKSEL,CLKSEL" "0,1,2,3"
|
|
group.byte 0x05++0x00
|
|
line.byte 0x00 "CLKPRESCALER,Clock Prescaler Register"
|
|
hexmask.byte 0x00 0.--7. 1. "CLK_DIV,CLK_DIV"
|
|
tree.end
|
|
tree "FLEXIO (Flexible I/O)"
|
|
repeat 2. (list 1. 2.) (list ad:0x400AC000 ad:0x400B0000)
|
|
tree "FLEXIO$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Specification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "TRIGGER,Trigger Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "PIN,Pin Number"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "TIMER,Timer Number"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SHIFTER,Shifter Number"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL,FlexIO Control Register"
|
|
bitfld.long 0x00 31. "DOZEN,Doze Enable" "0: FlexIO enabled in Doze modes,1: FlexIO disabled in Doze modes"
|
|
bitfld.long 0x00 30. "DBGE,Debug Enable" "0: FlexIO is disabled in debug modes,1: FlexIO is enabled in debug modes"
|
|
newline
|
|
bitfld.long 0x00 2. "FASTACC,Fast Access" "0: Configures for normal register accesses to..,1: Configures for fast register accesses to FlexIO"
|
|
bitfld.long 0x00 1. "SWRST,Software Reset" "0: Software reset is disabled,1: Software reset is enabled all FlexIO.."
|
|
newline
|
|
bitfld.long 0x00 0. "FLEXEN,FlexIO Enable" "0: FlexIO module is disabled,1: FlexIO module is enabled"
|
|
rgroup.long 0x0C++0x03
|
|
line.long 0x00 "PIN,Pin State Register"
|
|
hexmask.long 0x00 0.--31. 1. "PDI,Pin Data Input"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SHIFTSTAT,Shifter Status Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SSF,Shifter Status Flag"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SHIFTERR,Shifter Error Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SEF,Shifter Error Flags"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TIMSTAT,Timer Status Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TSF,Timer Status Flags"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SHIFTSIEN,Shifter Status Interrupt Enable"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SSIE,Shifter Status Interrupt Enable"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "SHIFTEIEN,Shifter Error Interrupt Enable"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SEIE,Shifter Error Interrupt Enable"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "TIMIEN,Timer Interrupt Enable Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TEIE,Timer Status Interrupt Enable"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SHIFTSDEN,Shifter Status DMA Enable"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SSDE,Shifter Status DMA Enable"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "TIMERSDEN,Timer Status DMA Enable"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TSDE,Timer Status DMA Enable"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SHIFTSTATE,Shifter State Register"
|
|
bitfld.long 0x00 0.--2. "STATE,Current State Pointer" "0,1,2,3,4,5,6,7"
|
|
repeat 8. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x80)++0x03
|
|
line.long 0x00 "SHIFTCTL[$1],Shifter Control N Register $1"
|
|
bitfld.long 0x00 24.--26. "TIMSEL,Timer Select" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 23. "TIMPOL,Timer Polarity" "0: Shift on posedge of Shift clock,1: Shift on negedge of Shift clock"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "PINCFG,Shifter Pin Configuration" "0: Shifter pin output disabled,1: Shifter pin open drain or bidirectional..,2: Shifter pin bidirectional output data,3: Shifter pin output"
|
|
bitfld.long 0x00 8.--12. "PINSEL,Shifter Pin Select" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 7. "PINPOL,Shifter Pin Polarity" "0: Pin is active high,1: Pin is active low"
|
|
bitfld.long 0x00 0.--2. "SMOD,Shifter Mode" "0: Disabled,1: Receive mode,2: Transmit mode,?,4: Match Store mode,5: Match Continuous mode,6: State mode,7: Logic mode"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "SHIFTCFG[$1],Shifter Configuration N Register $1"
|
|
bitfld.long 0x00 16.--20. "PWIDTH,Parallel Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 9. "LATST,Late Store" "0: Shift register stores the pre-shift register..,1: Shift register stores the post-shift register.."
|
|
newline
|
|
bitfld.long 0x00 8. "INSRC,Input Source" "0: pin,1: Shifter N+1 Output"
|
|
bitfld.long 0x00 4.--5. "SSTOP,Shifter Stop bit" "0: Stop bit disabled for..,?,2: Transmitter outputs stop bit value 0 on store..,3: Transmitter outputs stop bit value 1 on store.."
|
|
newline
|
|
bitfld.long 0x00 0.--1. "SSTART,Shifter Start bit" "0: Start bit disabled for..,1: Start bit disabled for..,2: Transmitter outputs start bit value 0 before..,3: Transmitter outputs start bit value 1 before.."
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x200)++0x03
|
|
line.long 0x00 "SHIFTBUF[$1],Shifter Buffer N Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUF,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x280)++0x03
|
|
line.long 0x00 "SHIFTBUFBIS[$1],Shifter Buffer N Bit Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFBIS,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x300)++0x03
|
|
line.long 0x00 "SHIFTBUFBYS[$1],Shifter Buffer N Byte Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFBYS,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x380)++0x03
|
|
line.long 0x00 "SHIFTBUFBBS[$1],Shifter Buffer N Bit Byte Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFBBS,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x400)++0x03
|
|
line.long 0x00 "TIMCTL[$1],Timer Control N Register $1"
|
|
bitfld.long 0x00 24.--29. "TRGSEL,Trigger Select" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 23. "TRGPOL,Trigger Polarity" "0: Trigger active high,1: Trigger active low"
|
|
newline
|
|
bitfld.long 0x00 22. "TRGSRC,Trigger Source" "0: External trigger selected,1: Internal trigger selected"
|
|
bitfld.long 0x00 16.--17. "PINCFG,Timer Pin Configuration" "0: Timer pin output disabled,1: Timer pin open drain or bidirectional output..,2: Timer pin bidirectional output data,3: Timer pin output"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "PINSEL,Timer Pin Select" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 7. "PINPOL,Timer Pin Polarity" "0: Pin is active high,1: Pin is active low"
|
|
newline
|
|
bitfld.long 0x00 6. "PININS,Timer Pin Input Select" "0: Timer pin input and output are selected by..,1: Timer pin input is selected by PINSEL+1 timer.."
|
|
bitfld.long 0x00 5. "ONETIM,Timer One Time Operation" "0: The timer enable event is generated as normal,1: The timer enable event is blocked unless.."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "TIMOD,Timer Mode" "0: Timer Disabled,1: Dual 8-bit counters baud mode,2: Dual 8-bit counters PWM high mode,3: Single 16-bit counter mode,4: Single 16-bit counter disable mode,5: Dual 8-bit counters word mode,6: Dual 8-bit counters PWM low mode,7: Single 16-bit input capture mode"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x480)++0x03
|
|
line.long 0x00 "TIMCFG[$1],Timer Configuration N Register $1"
|
|
bitfld.long 0x00 24.--25. "TIMOUT,Timer Output" "0: Timer output is logic one when enabled and is..,1: Timer output is logic zero when enabled and..,2: Timer output is logic one when enabled and on..,3: Timer output is logic zero when enabled and.."
|
|
bitfld.long 0x00 20.--22. "TIMDEC,Timer Decrement" "0: Decrement counter on FlexIO clock Shift clock..,1: Decrement counter on Trigger input (both..,2: Decrement counter on Pin input (both edges)..,3: Decrement counter on Trigger input (both..,4: Decrement counter on FlexIO clock divided by..,5: Decrement counter on FlexIO clock divided by..,6: Decrement counter on Pin input (rising edge)..,7: Decrement counter on Trigger input (rising.."
|
|
newline
|
|
bitfld.long 0x00 16.--18. "TIMRST,Timer Reset" "0: Timer never reset,1: Timer reset on Timer Output high,2: Timer reset on Timer Pin equal to Timer Output,3: Timer reset on Timer Trigger equal to Timer..,4: Timer reset on Timer Pin rising edge,?,6: Timer reset on Trigger rising edge,7: Timer reset on Trigger rising or falling edge"
|
|
bitfld.long 0x00 12.--14. "TIMDIS,Timer Disable" "0: Timer never disabled,1: Timer disabled on Timer N-1 disable,2: Timer disabled on Timer compare (upper 8-bits..,3: Timer disabled on Timer compare (upper 8-bits..,4: Timer disabled on Pin rising or falling edge,5: Timer disabled on Pin rising or falling edge..,6: Timer disabled on Trigger falling edge,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--10. "TIMENA,Timer Enable" "0: Timer always enabled,1: Timer enabled on Timer N-1 enable,2: Timer enabled on Trigger high,3: Timer enabled on Trigger high and Pin high,4: Timer enabled on Pin rising edge,5: Timer enabled on Pin rising edge and Trigger..,6: Timer enabled on Trigger rising edge,7: Timer enabled on Trigger rising or falling edge"
|
|
bitfld.long 0x00 4.--5. "TSTOP,Timer Stop Bit" "0: Stop bit disabled,1: Stop bit is enabled on timer compare,2: Stop bit is enabled on timer disable,3: Stop bit is enabled on timer compare and.."
|
|
newline
|
|
bitfld.long 0x00 1. "TSTART,Timer Start Bit" "0: Start bit disabled,1: Start bit enabled"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x500)++0x03
|
|
line.long 0x00 "TIMCMP[$1],Timer Compare N Register $1"
|
|
hexmask.long.word 0x00 0.--15. 1. "CMP,Timer Compare Value"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x680)++0x03
|
|
line.long 0x00 "SHIFTBUFNBS[$1],Shifter Buffer N Nibble Byte Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFNBS,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x700)++0x03
|
|
line.long 0x00 "SHIFTBUFHWS[$1],Shifter Buffer N Half Word Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFHWS,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x780)++0x03
|
|
line.long 0x00 "SHIFTBUFNIS[$1],Shifter Buffer N Nibble Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFNIS,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x800)++0x03
|
|
line.long 0x00 "SHIFTBUFOES[$1],Shifter Buffer N Odd Even Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFOES,Shift Buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x880)++0x03
|
|
line.long 0x00 "SHIFTBUFEOS[$1],Shifter Buffer N Even Odd Swapped Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "SHIFTBUFEOS,Shift Buffer"
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "FLEXRAM"
|
|
base ad:0x40028000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "TCM_CTRL,TCM CRTL Register"
|
|
hexmask.long 0x00 3.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
bitfld.long 0x00 2. "FORCE_CLK_ON,Force RAM Clock Always On" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TCM_RWAIT_EN,TCM Read Wait Mode Enable" "0: TCM read fast mode,1: TCM read wait mode"
|
|
newline
|
|
bitfld.long 0x00 0. "TCM_WWAIT_EN,TCM Write Wait Mode Enable" "0: TCM write fast mode,1: TCM write wait mode"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "OCRAM_MAGIC_ADDR,OCRAM Magic Address Register"
|
|
hexmask.long.word 0x00 18.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.tbyte 0x00 1.--17. 1. "OCRAM_MAGIC_ADDR,OCRAM Magic Address"
|
|
newline
|
|
bitfld.long 0x00 0. "OCRAM_WR_RD_SEL,OCRAM Write Read Select" "0: When OCRAM read access hits magic address it..,1: When OCRAM write access hits magic address it.."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "DTCM_MAGIC_ADDR,DTCM Magic Address Register"
|
|
hexmask.long.word 0x00 17.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.word 0x00 1.--16. 1. "DTCM_MAGIC_ADDR,DTCM Magic Address"
|
|
newline
|
|
bitfld.long 0x00 0. "DTCM_WR_RD_SEL,DTCM Write Read Select" "0: When DTCM read access hits magic address it..,1: When DTCM write access hits magic address it.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ITCM_MAGIC_ADDR,ITCM Magic Address Register"
|
|
hexmask.long.word 0x00 17.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.word 0x00 1.--16. 1. "ITCM_MAGIC_ADDR,ITCM Magic Address"
|
|
newline
|
|
bitfld.long 0x00 0. "ITCM_WR_RD_SEL,ITCM Write Read Select" "0: When ITCM read access hits magic address it..,1: When ITCM write access hits magic address it.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "INT_STATUS,Interrupt Status Register"
|
|
hexmask.long.word 0x00 18.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
eventfld.long 0x00 17. "OCRAM_PARTIAL_WR_INT_S,OCRAM Partial Write Interrupt Status" "0: OCRAM Partial Write does not happen,1: OCRAM Partial Write happens"
|
|
newline
|
|
eventfld.long 0x00 16. "D1TCM_PARTIAL_WR_INT_S,D1TCM Partial Write Interrupt Status" "0: D1TCM Partial Write does not happen,1: D1TCM Partial Write happens"
|
|
newline
|
|
eventfld.long 0x00 15. "D0TCM_PARTIAL_WR_INT_S,D0TCM Partial Write Interrupt Status" "0: D0TCM Partial Write does not happen,1: D0TCM Partial Write happens"
|
|
newline
|
|
eventfld.long 0x00 14. "ITCM_PARTIAL_WR_INT_S,ITCM Partial Write Interrupt Status" "0: ITCM Partial Write does not happen,1: ITCM Partial Write happens"
|
|
newline
|
|
eventfld.long 0x00 13. "D1TCM_ECC_ERRS_INT,D1TCM access single-bit ECC Error Interrupt Status" "0: D1TCM single-bit ECC error does not happen,1: D1TCM single-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 12. "D1TCM_ECC_ERRM_INT,D1TCM access multi-bit ECC Error Interrupt Status" "0: D1TCM multi-bit ECC error does not happen,1: D1TCM multi-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 11. "D0TCM_ECC_ERRS_INT,D0TCM access single-bit ECC Error Interrupt Status" "0: D0TCM single-bit ECC error does not happen,1: D0TCM single-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 10. "D0TCM_ECC_ERRM_INT,D0TCM access multi-bit ECC Error Interrupt Status" "0: D0TCM multi-bit ECC error does not happen,1: D0TCM multi-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 9. "ITCM_ECC_ERRS_INT,ITCM access single-bit ECC Error Interrupt Status" "0: ITCM single-bit ECC error does not happen,1: ITCM single-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 8. "ITCM_ECC_ERRM_INT,ITCM Access multi-bit ECC Error Interrupt Status" "0: ITCM multi-bit ECC error does not happen,1: ITCM multi-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 7. "OCRAM_ECC_ERRS_INT,OCRAM access single-bit ECC Error Interrupt Status" "0: OCRAM single-bit ECC error does not happen,1: OCRAM single-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 6. "OCRAM_ECC_ERRM_INT,OCRAM access multi-bit ECC Error Interrupt Status" "0: OCRAM multi-bit ECC error does not happen,1: OCRAM multi-bit ECC error happens"
|
|
newline
|
|
eventfld.long 0x00 5. "OCRAM_ERR_STATUS,OCRAM Access Error Status" "0: OCRAM access error does not happen,1: OCRAM access error happens"
|
|
newline
|
|
eventfld.long 0x00 4. "DTCM_ERR_STATUS,DTCM Access Error Status" "0: DTCM access error does not happen,1: DTCM access error happens"
|
|
newline
|
|
eventfld.long 0x00 3. "ITCM_ERR_STATUS,ITCM Access Error Status" "0: ITCM access error does not happen,1: ITCM access error happens"
|
|
newline
|
|
eventfld.long 0x00 2. "OCRAM_MAM_STATUS,OCRAM Magic Address Match Status" "0: OCRAM did not access magic address,1: OCRAM accessed magic address"
|
|
newline
|
|
eventfld.long 0x00 1. "DTCM_MAM_STATUS,DTCM Magic Address Match Status" "0: DTCM did not access magic address,1: DTCM accessed magic address"
|
|
newline
|
|
eventfld.long 0x00 0. "ITCM_MAM_STATUS,ITCM Magic Address Match Status" "0: ITCM did not access magic address,1: ITCM accessed magic address"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "INT_STAT_EN,Interrupt Status Enable Register"
|
|
hexmask.long.word 0x00 18.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
bitfld.long 0x00 17. "OCRAM_PARTIAL_WR_INT_S_EN,OCRAM Partial Write Interrupt Status" "0: OCRAM_PARTIAL_WR_INT_S_EN_0,1: OCRAM_PARTIAL_WR_INT_S_EN_1"
|
|
newline
|
|
bitfld.long 0x00 16. "D1TCM_PARTIAL_WR_INT_S_EN,D1TCM Partial Write Interrupt Status EN" "0: D1TCM_PARTIAL_WR_INT_S_EN_0,1: D1TCM_PARTIAL_WR_INT_S_EN_1"
|
|
newline
|
|
bitfld.long 0x00 15. "D0TCM_PARTIAL_WR_INT_S_EN,D0TCM Partial Write Interrupt Status Enable" "0: D0TCM_PARTIAL_WR_INT_S_EN_0,1: D0TCM_PARTIAL_WR_INT_S_EN_1"
|
|
newline
|
|
bitfld.long 0x00 14. "ITCM_PARTIAL_WR_INT_S_EN,ITCM Partial Write Interrupt Status Enable" "0: ITCM_PARTIAL_WR_INT_S_EN_0,1: ITCM_PARTIAL_WR_INT_S_EN_1"
|
|
newline
|
|
bitfld.long 0x00 13. "D1TCM_ERRS_INT_EN,D1TCM Access single-bit ECC Error Interrupt Status Enable" "0: D1TCM_ERRS_INT_EN_0,1: D1TCM_ERRS_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "D1TCM_ERRM_INT_EN,D1TCM Access multi-bit ECC Error Interrupt Status Enable" "0: D1TCM_ERRM_INT_EN_0,1: D1TCM_ERRM_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 11. "D0TCM_ERRS_INT_EN,D0TCM Access single-bit ECC Error Interrupt Status Enable" "0: D0TCM_ERRS_INT_EN_0,1: D0TCM_ERRS_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 10. "D0TCM_ERRM_INT_EN,D0TCM Access multi-bit ECC Error Interrupt Status Enable" "0: D0TCM_ERRM_INT_EN_0,1: D0TCM_ERRM_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 9. "ITCM_ERRS_INT_EN,ITCM Access single-bit ECC Error Interrupt Status Enable" "0: ITCM_ERRS_INT_EN_0,1: ITCM_ERRS_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 8. "ITCM_ERRM_INT_EN,ITCM Access multi-bit ECC Error Interrupt Status Enable" "0: ITCM_ERRM_INT_EN_0,1: ITCM_ERRM_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 7. "OCRAM_ERRS_INT_EN,OCRAM Access single-bit ECC Error Interrupt Status Enable" "0: OCRAM_ERRS_INT_EN_0,1: OCRAM_ERRS_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 6. "OCRAM_ERRM_INT_EN,OCRAM Access multi-bit ECC Error Interrupt Status Enable" "0: OCRAM_ERRM_INT_EN_0,1: OCRAM_ERRM_INT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 5. "OCRAM_ERR_STAT_EN,OCRAM Access Error Status Enable" "0: OCRAM_ERR_STAT_EN_0,1: OCRAM_ERR_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 4. "DTCM_ERR_STAT_EN,DTCM Access Error Status Enable" "0: DTCM_ERR_STAT_EN_0,1: DTCM_ERR_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "ITCM_ERR_STAT_EN,ITCM Access Error Status Enable" "0: ITCM_ERR_STAT_EN_0,1: ITCM_ERR_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "OCRAM_MAM_STAT_EN,OCRAM Magic Address Match Status Enable" "0: OCRAM_MAM_STAT_EN_0,1: OCRAM_MAM_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "DTCM_MAM_STAT_EN,DTCM Magic Address Match Status Enable" "0: DTCM_MAM_STAT_EN_0,1: DTCM_MAM_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "ITCM_MAM_STAT_EN,ITCM Magic Address Match Status Enable" "0: ITCM_MAM_STAT_EN_0,1: ITCM_MAM_STAT_EN_1"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "INT_SIG_EN,Interrupt Enable Register"
|
|
hexmask.long.word 0x00 18.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
bitfld.long 0x00 17. "OCRAM_PARTIAL_WR_INT_SIG_EN,OCRAM Partial Write Interrupt Signal Enable" "0: OCRAM_PARTIAL_WR_INT_SIG_EN_0,1: OCRAM_PARTIAL_WR_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 16. "D1TCM_PARTIAL_WR_INT_SIG_EN,D1TCM Partial Write Interrupt Signal Enable EN" "0: D1TCM_PARTIAL_WR_INT_SIG_EN_0,1: D1TCM_PARTIAL_WR_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 15. "D0TCM_PARTIAL_WR_INT_SIG_EN,D0TCM Partial Write Interrupt Signal Enable Enable" "0: D0TCM_PARTIAL_WR_INT_SIG_EN_0,1: D0TCM_PARTIAL_WR_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 14. "ITCM_PARTIAL_WR_INT_SIG_EN,ITCM Partial Write Interrupt Signal Enable Enable" "0: ITCM_PARTIAL_WR_INT_SIG_EN_0,1: ITCM_PARTIAL_WR_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 13. "D1TCM_ERRS_INT_SIG_EN,D1TCM Access single-bit ECC Error Interrupt Signal Enable" "0: D1TCM_ERRS_INT_SIG_EN_0,1: D1TCM_ERRS_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "D1TCM_ERRM_INT_SIG_EN,D1TCM Access multi-bit ECC Error Interrupt Signal Enable" "0: D1TCM_ERRM_INT_SIG_EN_0,1: D1TCM_ERRM_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 11. "D0TCM_ERRS_INT_SIG_EN,D0TCM Access single-bit ECC Error Interrupt Signal Enable" "0: D0TCM_ERRS_INT_SIG_EN_0,1: D0TCM_ERRS_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 10. "D0TCM_ERRM_INT_SIG_EN,D0TCM Access multi-bit ECC Error Interrupt Signal Enable" "0: D0TCM_ERRM_INT_SIG_EN_0,1: D0TCM_ERRM_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 9. "ITCM_ERRS_INT_SIG_EN,ITCM Access single-bit ECC Error Interrupt Signal Enable" "0: ITCM_ERRS_INT_SIG_EN_0,1: ITCM_ERRS_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 8. "ITCM_ERRM_INT_SIG_EN,ITCM Access multi-bit ECC Error Interrupt Signal Enable" "0: ITCM_ERRM_INT_SIG_EN_0,1: ITCM_ERRM_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 7. "OCRAM_ERRS_INT_SIG_EN,OCRAM Access single-bit ECC Error Interrupt Signal Enable" "0: OCRAM_ERRS_INT_SIG_EN_0,1: OCRAM_ERRS_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 6. "OCRAM_ERRM_INT_SIG_EN,OCRAM Access multi-bit ECC Error Interrupt Signal Enable" "0: OCRAM_ERRM_INT_SIG_EN_0,1: OCRAM_ERRM_INT_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 5. "OCRAM_ERR_SIG_EN,OCRAM Access Error Interrupt Enable" "0: OCRAM_ERR_SIG_EN_0,1: OCRAM_ERR_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 4. "DTCM_ERR_SIG_EN,DTCM Access Error Interrupt Enable" "0: DTCM_ERR_SIG_EN_0,1: DTCM_ERR_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "ITCM_ERR_SIG_EN,ITCM Access Error Interrupt Enable" "0: ITCM_ERR_SIG_EN_0,1: ITCM_ERR_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "OCRAM_MAM_SIG_EN,OCRAM Magic Address Match Interrupt Enable" "0: OCRAM_MAM_SIG_EN_0,1: OCRAM_MAM_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "DTCM_MAM_SIG_EN,DTCM Magic Address Match Interrupt Enable" "0: DTCM_MAM_SIG_EN_0,1: DTCM_MAM_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "ITCM_MAM_SIG_EN,ITCM Magic Address Match Interrupt Enable" "0: ITCM_MAM_SIG_EN_0,1: ITCM_MAM_SIG_EN_1"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "OCRAM_ECC_SINGLE_ERROR_INFO,OCRAM single-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "OCRAM_ECCS_ERRED_SYN,corresponding ECC syndrome of OCRAM single-bit ECC error"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "OCRAM_ECCS_ERRED_ECC,corresponding ECC cipher of OCRAM single-bit ECC error"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "OCRAM_ECC_SINGLE_ERROR_ADDR,OCRAM single-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "OCRAM_ECCS_ERRED_ADDR,OCRAM single-bit ECC error address"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "OCRAM_ECC_SINGLE_ERROR_DATA_LSB,OCRAM single-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "OCRAM_ECCS_ERRED_DATA_LSB,OCRAM single-bit ECC error data [31:0]"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "OCRAM_ECC_SINGLE_ERROR_DATA_MSB,OCRAM single-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "OCRAM_ECCS_ERRED_DATA_MSB,OCRAM single-bit ECC error data [63:32]"
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "OCRAM_ECC_MULTI_ERROR_INFO,OCRAM multi-bit ECC Error Information Register"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "OCRAM_ECCM_ERRED_ECC,OCRAM multi-bit ECC error corresponding ECC value"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "OCRAM_ECC_MULTI_ERROR_ADDR,OCRAM multi-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "OCRAM_ECCM_ERRED_ADDR,OCRAM multi-bit ECC error address"
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "OCRAM_ECC_MULTI_ERROR_DATA_LSB,OCRAM multi-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "OCRAM_ECCM_ERRED_DATA_LSB,OCRAM multi-bit ECC error data [31:0]"
|
|
rgroup.long 0x38++0x03
|
|
line.long 0x00 "OCRAM_ECC_MULTI_ERROR_DATA_MSB,OCRAM multi-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "OCRAM_ECCM_ERRED_DATA_MSB,OCRAM multi-bit ECC error data [63:32]"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "ITCM_ECC_SINGLE_ERROR_INFO,ITCM single-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 20.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 12.--19. 1. "ITCM_ECCS_EFSYN,ITCM single-bit ECC error corresponding syndrome"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ITCM_ECCS_EFPRT,ITCM single-bit ECC error corresponding TCM_PRIV" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "ITCM_ECCS_EFMST,ITCM single-bit ECC error corresponding TCM_MASTER" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "ITCM_ECCS_EFSIZ,ITCM single-bit ECC error corresponding TCM size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "ITCM_ECCS_EFW,ITCM single-bit ECC error corresponding TCM_WR value" "0,1"
|
|
rgroup.long 0x40++0x03
|
|
line.long 0x00 "ITCM_ECC_SINGLE_ERROR_ADDR,ITCM single-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ITCM_ECCS_ERRED_ADDR,ITCM single-bit ECC error address"
|
|
rgroup.long 0x44++0x03
|
|
line.long 0x00 "ITCM_ECC_SINGLE_ERROR_DATA_LSB,ITCM single-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "ITCM_ECCS_ERRED_DATA_LSB,ITCM single-bit ECC error data [31:0]"
|
|
rgroup.long 0x48++0x03
|
|
line.long 0x00 "ITCM_ECC_SINGLE_ERROR_DATA_MSB,ITCM single-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "ITCM_ECCS_ERRED_DATA_MSB,ITCM single-bit ECC error data [63:32]"
|
|
rgroup.long 0x4C++0x03
|
|
line.long 0x00 "ITCM_ECC_MULTI_ERROR_INFO,ITCM multi-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 20.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 12.--19. 1. "ITCM_ECCM_EFSYN,ITCM multi-bit ECC error corresponding syndrome"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ITCM_ECCM_EFPRT,ITCM multi-bit ECC error corresponding TCM_PRIV" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "ITCM_ECCM_EFMST,ITCM multi-bit ECC error corresponding TCM_MASTER" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "ITCM_ECCM_EFSIZ,ITCM multi-bit ECC error corresponding tcm access size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "ITCM_ECCM_EFW,ITCM multi-bit ECC error corresponding TCM_WR value" "0,1"
|
|
rgroup.long 0x50++0x03
|
|
line.long 0x00 "ITCM_ECC_MULTI_ERROR_ADDR,ITCM multi-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ITCM_ECCM_ERRED_ADDR,ITCM multi-bit ECC error address"
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "ITCM_ECC_MULTI_ERROR_DATA_LSB,ITCM multi-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "ITCM_ECCM_ERRED_DATA_LSB,ITCM multi-bit ECC error data [31:0]"
|
|
rgroup.long 0x58++0x03
|
|
line.long 0x00 "ITCM_ECC_MULTI_ERROR_DATA_MSB,ITCM multi-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "ITCM_ECCM_ERRED_DATA_MSB,ITCM multi-bit ECC error data [63:32]"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "D0TCM_ECC_SINGLE_ERROR_INFO,D0TCM single-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 19.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 12.--18. 1. "D0TCM_ECCS_EFSYN,D0TCM single-bit ECC error corresponding syndrome"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "D0TCM_ECCS_EFPRT,D0TCM single-bit ECC error corresponding TCM_PRIV" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "D0TCM_ECCS_EFMST,D0TCM single-bit ECC error corresponding TCM_MASTER" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "D0TCM_ECCS_EFSIZ,D0TCM single-bit ECC error corresponding tcm access size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "D0TCM_ECCS_EFW,D0TCM single-bit ECC error corresponding TCM_WR value" "0,1"
|
|
rgroup.long 0x60++0x03
|
|
line.long 0x00 "D0TCM_ECC_SINGLE_ERROR_ADDR,D0TCM single-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "D0TCM_ECCS_ERRED_ADDR,D0TCM single-bit ECC error address"
|
|
rgroup.long 0x64++0x03
|
|
line.long 0x00 "D0TCM_ECC_SINGLE_ERROR_DATA,D0TCM single-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "D0TCM_ECCS_ERRED_DATA,D0TCM single-bit ECC error data"
|
|
rgroup.long 0x68++0x03
|
|
line.long 0x00 "D0TCM_ECC_MULTI_ERROR_INFO,D0TCM multi-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 19.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 12.--18. 1. "D0TCM_ECCM_EFSYN,D0TCM multi-bit ECC error corresponding syndrome"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "D0TCM_ECCM_EFPRT,D0TCM multi-bit ECC error corresponding TCM_PRIV" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "D0TCM_ECCM_EFMST,D0TCM multi-bit ECC error corresponding TCM_MASTER" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "D0TCM_ECCM_EFSIZ,D0TCM multi-bit ECC error corresponding tcm access size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "D0TCM_ECCM_EFW,D0TCM multi-bit ECC error corresponding TCM_WR value" "0,1"
|
|
rgroup.long 0x6C++0x03
|
|
line.long 0x00 "D0TCM_ECC_MULTI_ERROR_ADDR,D0TCM multi-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "D0TCM_ECCM_ERRED_ADDR,D0TCM multi-bit ECC error address"
|
|
rgroup.long 0x70++0x03
|
|
line.long 0x00 "D0TCM_ECC_MULTI_ERROR_DATA,D0TCM multi-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "D0TCM_ECCM_ERRED_DATA,D0TCM multi-bit ECC error data"
|
|
rgroup.long 0x74++0x03
|
|
line.long 0x00 "D1TCM_ECC_SINGLE_ERROR_INFO,D1TCM single-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 19.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 12.--18. 1. "D1TCM_ECCS_EFSYN,D1TCM single-bit ECC error corresponding syndrome"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "D1TCM_ECCS_EFPRT,D1TCM single-bit ECC error corresponding TCM_PRIV" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "D1TCM_ECCS_EFMST,D1TCM single-bit ECC error corresponding TCM_MASTER" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "D1TCM_ECCS_EFSIZ,D1TCM single-bit ECC error corresponding tcm access size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "D1TCM_ECCS_EFW,D1TCM single-bit ECC error corresponding TCM_WR value" "0,1"
|
|
rgroup.long 0x78++0x03
|
|
line.long 0x00 "D1TCM_ECC_SINGLE_ERROR_ADDR,D1TCM single-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "D1TCM_ECCS_ERRED_ADDR,D1TCM single-bit ECC error address"
|
|
rgroup.long 0x7C++0x03
|
|
line.long 0x00 "D1TCM_ECC_SINGLE_ERROR_DATA,D1TCM single-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "D1TCM_ECCS_ERRED_DATA,D1TCM single-bit ECC error data"
|
|
rgroup.long 0x80++0x03
|
|
line.long 0x00 "D1TCM_ECC_MULTI_ERROR_INFO,D1TCM multi-bit ECC Error Information Register"
|
|
hexmask.long.word 0x00 19.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
hexmask.long.byte 0x00 12.--18. 1. "D1TCM_ECCM_EFSYN,D1TCM multi-bit ECC error corresponding syndrome"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "D1TCM_ECCM_EFPRT,D1TCM multi-bit ECC error corresponding TCM_PRIV" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "D1TCM_ECCM_EFMST,D1TCM multi-bit ECC error corresponding TCM_MASTER" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "D1TCM_ECCM_EFSIZ,D1TCM multi-bit ECC error corresponding tcm access size" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "D1TCM_ECCM_EFW,D1TCM multi-bit ECC error corresponding TCM_WR value" "0,1"
|
|
rgroup.long 0x84++0x03
|
|
line.long 0x00 "D1TCM_ECC_MULTI_ERROR_ADDR,D1TCM multi-bit ECC Error Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "D1TCM_ECCM_ERRED_ADDR,D1TCM multi-bit ECC error address"
|
|
rgroup.long 0x88++0x03
|
|
line.long 0x00 "D1TCM_ECC_MULTI_ERROR_DATA,D1TCM multi-bit ECC Error Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "D1TCM_ECCM_ERRED_DATA,D1TCM multi-bit ECC error data"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "FLEXRAM_CTRL,FlexRAM feature Control register"
|
|
hexmask.long 0x00 6.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
bitfld.long 0x00 5. "TCM_ECC_EN,TCM ECC enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "OCRAM_ECC_EN,OCRAM ECC enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "OCRAM_WRADDR_PIPELINE_EN,Write Address Pipeline Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "OCRAM_WRDATA_PIPELINE_EN,Write Data Pipeline Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "OCRAM_RADDR_PIPELINE_EN,Read Address Pipeline Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "OCRAM_RDATA_WAIT_EN,Read Data Wait Enable" "0,1"
|
|
rgroup.long 0x10C++0x03
|
|
line.long 0x00 "OCRAM_PIPELINE_STATUS,OCRAM Pipeline Status register"
|
|
hexmask.long 0x00 4.--31. 1. "Reserved,Reserved"
|
|
newline
|
|
bitfld.long 0x00 3. "OCRAM_WRADDR_PIPELINE_EN_UPDATA_PENDING,Write Address Pipeline Enable Pending" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "OCRAM_WRDATA_PIPELINE_EN_UPDATA_PENDING,Write Data Pipeline Enable Pending" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "OCRAM_RADDR_PIPELINE_EN_UPDATA_PENDING,Read Address Pipeline Enable Pending" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "OCRAM_RDATA_WAIT_EN_UPDATA_PENDING,Read Data Wait Enable Pending" "0,1"
|
|
tree.end
|
|
tree "FLEXSPI (FlexSPI Controller)"
|
|
repeat 2. (list 1. 2.) (list ad:0x400CC000 ad:0x400D0000)
|
|
tree "FLEXSPI$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MCR0,Module Control Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. "AHBGRANTWAIT,Timeout wait cycle for AHB command grant"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "IPGRANTWAIT,Time out wait cycle for IP command grant"
|
|
newline
|
|
bitfld.long 0x00 14. "SCKFREERUNEN,This bit is used to force SCLK output free-running" "0: SCKFREERUNEN_0,1: SCKFREERUNEN_1"
|
|
newline
|
|
bitfld.long 0x00 13. "COMBINATIONEN,This bit is to support Flash Octal mode access by combining Port A and B Data pins (A_DATA[3:0] and B_DATA[3:0]) when Port A and Port B are of 4 bit data width" "0: COMBINATIONEN_0,1: COMBINATIONEN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "DOZEEN,Doze mode enable bit" "0: Doze mode support disabled,1: Doze mode support enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "HSEN,Half Speed Serial Flash access Enable" "0: Disable divide by 2 of serial flash clock for..,1: Enable divide by 2 of serial flash clock for.."
|
|
newline
|
|
bitfld.long 0x00 8.--10. "SERCLKDIV,The serial root clock could be divided inside FlexSPI" "0: Divided by 1,1: Divided by 2,2: Divided by 3,3: Divided by 4,4: Divided by 5,5: Divided by 6,6: Divided by 7,7: Divided by 8"
|
|
newline
|
|
bitfld.long 0x00 7. "ATDFEN,Enable AHB bus Write Access to IP TX FIFO" "0: IP TX FIFO should be written by IP Bus,1: IP TX FIFO should be written by AHB Bus"
|
|
newline
|
|
bitfld.long 0x00 6. "ARDFEN,Enable AHB bus Read Access to IP RX FIFO" "0: IP RX FIFO should be read by IP Bus,1: IP RX FIFO should be read by AHB Bus"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "RXCLKSRC,Sample Clock source selection for Flash Reading" "0: Dummy Read strobe generated by FlexSPI..,1: Dummy Read strobe generated by FlexSPI..,?,3: Flash provided Read strobe and input from DQS.."
|
|
newline
|
|
bitfld.long 0x00 1. "MDIS,Module Disable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "SWRESET,Software Reset" "0,1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MCR1,Module Control Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "SEQWAIT,Command Sequence Execution will timeout and abort after SEQWAIT * 1024 Serial Root Clock cycles"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "AHBBUSWAIT,AHB Read/Write access to Serial Flash Memory space will timeout if not data received from Flash or data not transmitted after AHBBUSWAIT * 1024 ahb clock cycles AHB Bus will get an error response"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "MCR2,Module Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "RESUMEWAIT,Wait cycle (in AHB clock cycle) for idle state before suspended command sequence resumed"
|
|
newline
|
|
bitfld.long 0x00 19. "SCKBDIFFOPT,B_SCLK pad can be used as A_SCLK differential clock output (inverted clock to A_SCLK)" "0: B_SCLK pad is used as port B SCLK clock output,1: B_SCLK pad is used as port A SCLK inverted.."
|
|
newline
|
|
bitfld.long 0x00 15. "SAMEDEVICEEN,All external devices are same devices (both in types and size) for A1/A2/B1/B2" "0: In Individual mode..,1: FLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register.."
|
|
newline
|
|
bitfld.long 0x00 11. "CLRAHBBUFOPT,This bit determines whether AHB RX Buffer and AHB TX Buffer will be cleaned automatically when FlexSPI returns STOP mode ACK" "0: AHB RX/TX Buffer will not be cleaned..,1: AHB RX/TX Buffer will be cleaned.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "AHBCR,AHB Bus Control Register"
|
|
bitfld.long 0x00 20.--21. "ALIGNMENT,Decides all AHB read/write boundary" "0: No limit,1: 1 KBytes,2: 512 Bytes,3: 256 Bytes"
|
|
newline
|
|
bitfld.long 0x00 19. "ECCSWAPEN,ECC Read data swap function" "0: rdata send to ecc check without swap,1: rdata send to ecc ehck with swap"
|
|
newline
|
|
bitfld.long 0x00 18. "HMSTRIDREMAP,AHB Master ID Remapping enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "ECCMULTIERRCLR,AHB ECC Multi bits ERR CLR" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ECCSINGLEERRCLR,AHB ECC Single bit ERR CLR" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "KEYECCEN,OTFAD KEY BLOC ECC Enable" "0: AHB KEY ECC check disabled,1: AHB KEY ECC check enabled"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "SPLIT_LIMIT,AHB SPLIT SIZE" "0: AHB Split Size=8bytes,1: AHB Split Size=16bytes,2: AHB Split Size=32bytes,3: AHB Split Size=64bytes"
|
|
newline
|
|
bitfld.long 0x00 12. "SPLITEN,AHB transaction SPLIT" "0: AHB Split disabled,1: AHB Split enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "ECCEN,AHB Read ECC Enable" "0: AHB read ECC check disabled,1: AHB read ECC check enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "READSZALIGN,AHB Read Size Alignment" "0: AHB read size will be decided by other..,1: AHB read size to up size to 8 bytes aligned.."
|
|
newline
|
|
bitfld.long 0x00 6. "READADDROPT,AHB Read Address option bit" "0: There is AHB read burst start address..,1: There is no AHB read burst start address.."
|
|
newline
|
|
bitfld.long 0x00 5. "PREFETCHEN,AHB Read Prefetch Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "BUFFERABLEEN,Enable AHB bus bufferable write access support" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "CACHABLEEN,Enable AHB bus cachable read access support" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "CLRAHBRXBUF,Clear the status/pointers of AHB RX Buffer" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "APAREN,Parallel mode enabled for AHB triggered Command (both read and write)" "0: Flash will be accessed in Individual mode,1: Flash will be accessed in Parallel mode"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "INTEN,Interrupt Enable Register"
|
|
bitfld.long 0x00 16. "IPCMDSECUREVIOEN,IP command security violation interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ECCSINGLEERREN,ECC single bit error interrupt enable.Refer Interrupts chapter for more details" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "ECCMULTIERREN,ECC multi bits error interrupt enable.Refer Interrupts chapter for more details" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "KEYERROREN,OTFAD key blob processing error interrupt enable.Refer Interrupts chapter for more details" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "KEYDONEEN,OTFAD key blob processing done interrupt enable.Refer Interrupts chapter for more details" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "SEQTIMEOUTEN,Sequence execution timeout interrupt enable.Refer Interrupts chapter for more details" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "AHBBUSERROREN,AHB Bus error interrupt enable.Refer Interrupts chapter for more details" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SCKSTOPBYWREN,SCLK is stopped during command sequence because Async TX FIFO empty interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "SCKSTOPBYRDEN,SCLK is stopped during command sequence because Async RX FIFO full interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "IPTXWEEN,IP TX FIFO WaterMark empty interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "IPRXWAEN,IP RX FIFO WaterMark available interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "AHBCMDERREN,AHB triggered Command Sequences Error Detected interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "IPCMDERREN,IP triggered Command Sequences Error Detected interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AHBCMDGEEN,AHB triggered Command Sequences Grant Timeout interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "IPCMDGEEN,IP triggered Command Sequences Grant Timeout interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "IPCMDDONEEN,IP triggered Command Sequences Execution finished interrupt enable" "0,1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "INTR,Interrupt Register"
|
|
eventfld.long 0x00 16. "IPCMDSECUREVIO,IP command security violation interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "ECCSINGLEERR,ECC single bit error interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 14. "ECCMULTIERR,ECC multi bits error interrupt" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 13. "KEYERROR,OTFAD key blob processing error interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "KEYDONE,OTFAD key blob processing done interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 11. "SEQTIMEOUT,Sequence execution timeout interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 10. "AHBBUSERROR,AHB Bus timeout or AHB bus illegal access Flash during OTFAD key blob processing interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 9. "SCKSTOPBYWR,SCLK is stopped during command sequence because Async TX FIFO empty interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8. "SCKSTOPBYRD,SCLK is stopped during command sequence because Async RX FIFO full interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 6. "IPTXWE,IP TX FIFO watermark empty interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "IPRXWA,IP RX FIFO watermark available interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4. "AHBCMDERR,AHB triggered Command Sequences Error Detected interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "IPCMDERR,IP triggered Command Sequences Error Detected interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "AHBCMDGE,AHB triggered Command Sequences Grant Timeout interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "IPCMDGE,IP triggered Command Sequences Grant Timeout interrupt" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "IPCMDDONE,IP triggered Command Sequences Execution finished interrupt" "0,1"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "LUTKEY,LUT Key Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY,The Key to lock or unlock LUT"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "LUTCR,LUT Control Register"
|
|
bitfld.long 0x00 2. "PROTECT,LUT protection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "UNLOCK,Unlock LUT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "LOCK,Lock LUT" "0,1"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "AHBRXBUF0CR0,AHB RX Buffer 0 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "AHBRXBUF1CR0,AHB RX Buffer 1 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "AHBRXBUF2CR0,AHB RX Buffer 2 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "AHBRXBUF3CR0,AHB RX Buffer 3 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "AHBRXBUF4CR0,AHB RX Buffer 4 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "AHBRXBUF5CR0,AHB RX Buffer 5 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "AHBRXBUF6CR0,AHB RX Buffer 6 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "AHBRXBUF7CR0,AHB RX Buffer 7 Control Register 0"
|
|
bitfld.long 0x00 31. "PREFETCHEN,AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "REGIONEN,AHB RX Buffer address region funciton enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "PRIORITY,This priority for AHB Master Read which this AHB RX Buffer is assigned" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MSTRID,This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "BUFSZ,AHB RX Buffer Size in 64 bits"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "FLSHA1CR0,Flash Control Register 0"
|
|
bitfld.long 0x00 31. "SPLITRDEN,AHB read access split function control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "SPLITWREN,AHB write access split function control" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--22. 1. "FLSHSZ,Flash Size in KByte"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "FLSHA2CR0,Flash Control Register 0"
|
|
bitfld.long 0x00 31. "SPLITRDEN,AHB read access split function control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "SPLITWREN,AHB write access split function control" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--22. 1. "FLSHSZ,Flash Size in KByte"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "FLSHB1CR0,Flash Control Register 0"
|
|
bitfld.long 0x00 31. "SPLITRDEN,AHB read access split function control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "SPLITWREN,AHB write access split function control" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--22. 1. "FLSHSZ,Flash Size in KByte"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "FLSHB2CR0,Flash Control Register 0"
|
|
bitfld.long 0x00 31. "SPLITRDEN,AHB read access split function control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "SPLITWREN,AHB write access split function control" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--22. 1. "FLSHSZ,Flash Size in KByte"
|
|
repeat 2. (strings "1" "2" )(list 0x0 0x4 )
|
|
group.long ($2+0x70)++0x03
|
|
line.long 0x00 "FLSHCR1A$1,Flash Control Register $1"
|
|
hexmask.long.word 0x00 16.--31. 1. "CSINTERVAL,This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion"
|
|
newline
|
|
bitfld.long 0x00 15. "CSINTERVALUNIT,CS interval unit" "0: The CS interval unit is 1 serial clock cycle,1: The CS interval unit is 256 serial clock cycle"
|
|
newline
|
|
bitfld.long 0x00 11.--14. "CAS,Column Address Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10. "WA,Word Addressable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5.--9. "TCSH,Serial Flash CS Hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "TCSS,Serial Flash CS setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
repeat.end
|
|
repeat 2. (strings "1" "2" )(list 0x0 0x4 )
|
|
group.long ($2+0x78)++0x03
|
|
line.long 0x00 "FLSHCR1B$1,Flash Control Register $1"
|
|
hexmask.long.word 0x00 16.--31. 1. "CSINTERVAL,This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion"
|
|
newline
|
|
bitfld.long 0x00 15. "CSINTERVALUNIT,CS interval unit" "0: The CS interval unit is 1 serial clock cycle,1: The CS interval unit is 256 serial clock cycle"
|
|
newline
|
|
bitfld.long 0x00 11.--14. "CAS,Column Address Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10. "WA,Word Addressable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5.--9. "TCSH,Serial Flash CS Hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "TCSS,Serial Flash CS setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
repeat.end
|
|
repeat 2. (strings "1" "2" )(list 0x0 0x4 )
|
|
group.long ($2+0x80)++0x03
|
|
line.long 0x00 "FLSHCR2A$1,Flash Control Register 2"
|
|
bitfld.long 0x00 31. "CLRINSTRPTR,Clear the instruction pointer which is internally saved pointer by JMP_ON_CS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--30. "AWRWAITUNIT,AWRWAIT unit" "0: The AWRWAIT unit is 2 ahb clock cycle,1: The AWRWAIT unit is 8 ahb clock cycle,2: The AWRWAIT unit is 32 ahb clock cycle,3: The AWRWAIT unit is 128 ahb clock cycle,4: The AWRWAIT unit is 512 ahb clock cycle,5: The AWRWAIT unit is 2048 ahb clock cycle,6: The AWRWAIT unit is 8192 ahb clock cycle,7: The AWRWAIT unit is 32768 ahb clock cycle"
|
|
newline
|
|
hexmask.long.word 0x00 16.--27. 1. "AWRWAIT,For certain devices (such as FPGA) it need some time to write data into internal memory after the command sequences finished on FlexSPI interface"
|
|
newline
|
|
bitfld.long 0x00 13.--15. "AWRSEQNUM,Sequence Number for AHB Write triggered Command" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "AWRSEQID,Sequence Index for AHB Write triggered Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 5.--7. "ARDSEQNUM,Sequence Number for AHB Read triggered Command in LUT" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "ARDSEQID,Sequence Index for AHB Read triggered Command in LUT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
repeat 2. (strings "1" "2" )(list 0x0 0x4 )
|
|
group.long ($2+0x88)++0x03
|
|
line.long 0x00 "FLSHCR2B$1,Flash Control Register 2"
|
|
bitfld.long 0x00 31. "CLRINSTRPTR,Clear the instruction pointer which is internally saved pointer by JMP_ON_CS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--30. "AWRWAITUNIT,AWRWAIT unit" "0: The AWRWAIT unit is 2 ahb clock cycle,1: The AWRWAIT unit is 8 ahb clock cycle,2: The AWRWAIT unit is 32 ahb clock cycle,3: The AWRWAIT unit is 128 ahb clock cycle,4: The AWRWAIT unit is 512 ahb clock cycle,5: The AWRWAIT unit is 2048 ahb clock cycle,6: The AWRWAIT unit is 8192 ahb clock cycle,7: The AWRWAIT unit is 32768 ahb clock cycle"
|
|
newline
|
|
hexmask.long.word 0x00 16.--27. 1. "AWRWAIT,For certain devices (such as FPGA) it need some time to write data into internal memory after the command sequences finished on FlexSPI interface"
|
|
newline
|
|
bitfld.long 0x00 13.--15. "AWRSEQNUM,Sequence Number for AHB Write triggered Command" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "AWRSEQID,Sequence Index for AHB Write triggered Command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 5.--7. "ARDSEQNUM,Sequence Number for AHB Read triggered Command in LUT" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "ARDSEQID,Sequence Index for AHB Read triggered Command in LUT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "FLSHCR4,Flash Control Register 4"
|
|
bitfld.long 0x00 11. "PAR_ADDR_ADJ_DIS,Disable the address shift logic for lower density of 16 bit PSRAM" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9.--10. "PAR_WM,Enable APMEM 16 bit write mask function bit 9 for A1-B1 pair bit 10 for A2-B2 pair" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 3. "WMENB,Write mask enable bit for flash device on port B" "0: Write mask is disabled DQS(RWDS) pin will be..,1: Write mask is enabled DQS(RWDS) pin will be.."
|
|
newline
|
|
bitfld.long 0x00 2. "WMENA,Write mask enable bit for flash device on port A" "0: Write mask is disabled DQS(RWDS) pin will be..,1: Write mask is enabled DQS(RWDS) pin will be.."
|
|
newline
|
|
bitfld.long 0x00 1. "WMOPT2,Write mask option bit 2" "0: DQS pin will be used as Write Mask when..,1: DQS pin will not be used as Write Mask when.."
|
|
newline
|
|
bitfld.long 0x00 0. "WMOPT1,Write mask option bit 1" "0: DQS pin will be used as Write Mask when..,1: DQS pin will not be used as Write Mask when.."
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "IPCR0,IP Control Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "SFAR,Serial Flash Address for IP command"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "IPCR1,IP Control Register 1"
|
|
bitfld.long 0x00 31. "IPAREN,Parallel mode Enabled for IP command" "0: Flash will be accessed in Individual mode,1: Flash will be accessed in Parallel mode"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "ISEQNUM,Sequence Number for IP command: ISEQNUM+1" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "ISEQID,Sequence Index in LUT for IP command" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "IDATSZ,Flash Read/Program Data Size (in Bytes) for IP command"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "IPCMD,IP Command Register"
|
|
bitfld.long 0x00 0. "TRG,Setting this bit will trigger an IP Command" "0,1"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "IPRXFCR,IP RX FIFO Control Register"
|
|
bitfld.long 0x00 2.--6. "RXWMRK,Watermark level is (RXWMRK+1)*64 Bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 1. "RXDMAEN,IP RX FIFO reading by DMA enabled" "0: IP RX FIFO would be read by processor,1: IP RX FIFO would be read by DMA"
|
|
newline
|
|
bitfld.long 0x00 0. "CLRIPRXF,Clear all valid data entries in IP RX FIFO" "0,1"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "IPTXFCR,IP TX FIFO Control Register"
|
|
bitfld.long 0x00 2.--6. "TXWMRK,Watermark level is (TXWMRK+1)*64 Bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 1. "TXDMAEN,IP TX FIFO filling by DMA enabled" "0: IP TX FIFO would be filled by processor,1: IP TX FIFO would be filled by DMA"
|
|
newline
|
|
bitfld.long 0x00 0. "CLRIPTXF,Clear all valid data entries in IP TX FIFO" "0,1"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "DLLCRA,DLL Control Register 0"
|
|
bitfld.long 0x00 9.--14. "OVRDVAL,Slave clock delay line delay cell number selection override value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 8. "OVRDEN,Slave clock delay line delay cell number selection override enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3.--6. "SLVDLYTARGET,The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is >= 100 MHz DLLEN set to 0x1 OVRDEN set to =0x0 then SLVDLYTARGET setting of 0xF is recommended" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1. "DLLRESET,Software could force a reset on DLL by setting this field to 0x1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "DLLEN,DLL calibration enable" "0,1"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "DLLCRB,DLL Control Register 0"
|
|
bitfld.long 0x00 9.--14. "OVRDVAL,Slave clock delay line delay cell number selection override value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 8. "OVRDEN,Slave clock delay line delay cell number selection override enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3.--6. "SLVDLYTARGET,The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is >= 100 MHz DLLEN set to 0x1 OVRDEN set to =0x0 then SLVDLYTARGET setting of 0xF is recommended" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1. "DLLRESET,Software could force a reset on DLL by setting this field to 0x1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "DLLEN,DLL calibration enable" "0,1"
|
|
rgroup.long 0xD0++0x03
|
|
line.long 0x00 "MISCCR4,Misc Control Register 4"
|
|
hexmask.long 0x00 0.--31. 1. "AHBADDRESS,AHB bus address that trigger the current ECC multi bits error interrupt"
|
|
rgroup.long 0xD4++0x03
|
|
line.long 0x00 "MISCCR5,Misc Control Register 5"
|
|
hexmask.long 0x00 0.--31. 1. "ECCSINGLEERRORCORR,ECC single bit error correction indication"
|
|
rgroup.long 0xD8++0x03
|
|
line.long 0x00 "MISCCR6,Misc Control Register 6"
|
|
hexmask.long 0x00 2.--31. 1. "ADDRESS,ECC single error address"
|
|
newline
|
|
bitfld.long 0x00 1. "HIT,ECC single error information Hit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "VALID,ECC single error information Valid" "0,1"
|
|
rgroup.long 0xDC++0x03
|
|
line.long 0x00 "MISCCR7,Misc Control Register 7"
|
|
hexmask.long 0x00 2.--31. 1. "ADDRESS,ECC multi error address"
|
|
newline
|
|
bitfld.long 0x00 1. "HIT,ECC multi error information Hit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "VALID,ECC multi error information Valid" "0,1"
|
|
rgroup.long 0xE0++0x03
|
|
line.long 0x00 "STS0,Status Register 0"
|
|
bitfld.long 0x00 2.--3. "ARBCMDSRC,This status field indicates the trigger source of current command sequence granted by arbitrator" "0: Triggered by AHB read command (triggered by..,1: Triggered by AHB write command (triggered by..,2: Triggered by IP command (triggered by setting..,3: Triggered by suspended command (resumed)"
|
|
newline
|
|
bitfld.long 0x00 1. "ARBIDLE,This status bit indicates the state machine in ARB_CTL is busy and there is command sequence granted by arbitrator and not finished yet on FlexSPI interface" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "SEQIDLE,This status bit indicates the state machine in SEQ_CTL is idle and there is command sequence executing on FlexSPI interface" "0,1"
|
|
rgroup.long 0xE4++0x03
|
|
line.long 0x00 "STS1,Status Register 1"
|
|
bitfld.long 0x00 24.--27. "IPCMDERRCODE,Indicates the Error Code when IP command Error detected" "0: IPCMDERRCODE_0,?,2: IP command with JMP_ON_CS instruction used in..,3: There is unknown instruction opcode in the..,4: Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in..,5: Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in..,6: Flash access start address exceed the whole..,?,?,?,?,?,?,?,14: Sequence execution timeout,15: Flash boundary crossed"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "IPCMDERRID,Indicates the sequence Index when IP command error detected" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "AHBCMDERRCODE,Indicates the Error Code when AHB command Error detected" "0: AHBCMDERRCODE_0,?,2: AHB Write command with JMP_ON_CS instruction..,3: There is unknown instruction opcode in the..,4: Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in..,5: Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in..,?,?,?,?,?,?,?,?,14: Sequence execution timeout,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "AHBCMDERRID,Indicates the sequence index when an AHB command error is detected" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xE8++0x03
|
|
line.long 0x00 "STS2,Status Register 2"
|
|
bitfld.long 0x00 24.--29. "BREFSEL,Flash B sample clock reference delay line delay cell number selection" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 18.--23. "BSLVSEL,Flash B sample clock slave delay line delay cell number selection" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 17. "BREFLOCK,Flash B sample clock reference delay line locked" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "BSLVLOCK,Flash B sample clock slave delay line locked" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--13. "AREFSEL,Flash A sample clock reference delay line delay cell number selection" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 2.--7. "ASLVSEL,Flash A sample clock slave delay line delay cell number selection" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 1. "AREFLOCK,Flash A sample clock reference delay line locked" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ASLVLOCK,Flash A sample clock slave delay line locked" "0,1"
|
|
rgroup.long 0xEC++0x03
|
|
line.long 0x00 "AHBSPNDSTS,AHB Suspend Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "DATLFT,Left Data size for suspended command sequence (in byte)"
|
|
newline
|
|
bitfld.long 0x00 1.--3. "BUFID,AHB RX BUF ID for suspended command sequence" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0. "ACTIVE,Indicates if an AHB read prefetch command sequence has been suspended" "0,1"
|
|
rgroup.long 0xF0++0x03
|
|
line.long 0x00 "IPRXFSTS,IP RX FIFO Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "RDCNTR,Total Read Data Counter: RDCNTR * 64 Bits"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "FILL,Fill level of IP RX FIFO"
|
|
rgroup.long 0xF4++0x03
|
|
line.long 0x00 "IPTXFSTS,IP TX FIFO Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "WRCNTR,Total Write Data Counter: WRCNTR * 64 Bits"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "FILL,Fill level of IP TX FIFO"
|
|
repeat 32. (increment 0 1) (increment 0 0x04)
|
|
rgroup.long ($2+0x100)++0x03
|
|
line.long 0x00 "RFDR[$1],IP RX FIFO Data Register x $1"
|
|
hexmask.long 0x00 0.--31. 1. "RXDATA,RX Data"
|
|
repeat.end
|
|
repeat 32. (increment 0 1) (increment 0 0x04)
|
|
wgroup.long ($2+0x180)++0x03
|
|
line.long 0x00 "TFDR[$1],IP TX FIFO Data Register x $1"
|
|
hexmask.long 0x00 0.--31. 1. "TXDATA,TX Data"
|
|
repeat.end
|
|
repeat 64. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x200)++0x03
|
|
line.long 0x00 "LUT[$1],LUT x $1"
|
|
bitfld.long 0x00 26.--31. "OPCODE1,OPCODE1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 24.--25. "NUM_PADS1,NUM_PADS1" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "OPERAND1,OPERAND1"
|
|
newline
|
|
bitfld.long 0x00 10.--15. "OPCODE0,OPCODE" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "NUM_PADS0,NUM_PADS0" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "OPERAND0,OPERAND0"
|
|
repeat.end
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "HMSTR0CR,AHB Master ID 0 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "HMSTR1CR,AHB Master ID 1 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "HMSTR2CR,AHB Master ID 2 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "HMSTR3CR,AHB Master ID 3 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "HMSTR4CR,AHB Master ID 4 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "HMSTR5CR,AHB Master ID 5 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "HMSTR6CR,AHB Master ID 6 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "HMSTR7CR,AHB Master ID 7 Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MSTRID,This is expected Master ID"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask bits for AHB master ID"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "HADDRSTART,HADDR REMAP START ADDR"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ADDRSTART,HADDR remap range's start addr 4K aligned When ADDRSTART setting is same as ASFM_BASE and OTFAD keyblob function is enabled keyblob will also be remapped"
|
|
newline
|
|
bitfld.long 0x00 1. "KBINECC,OTFAD Keyblob is in ECC region and need to be remapped" "0: If key blob is in remap region FlexSPI will..,1: If key blob is in remap region FlexSPI will.."
|
|
newline
|
|
bitfld.long 0x00 0. "REMAPEN,AHB Bus address remap function enable" "0: HADDR REMAP Disabled,1: HADDR REMAP Enabled"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "HADDREND,HADDR REMAP END ADDR"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDSTART,HADDR remap range's end addr 4K aligned"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "HADDROFFSET,HADDR REMAP OFFSET"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ADDROFFSET,HADDR offset field remapped address will be ADDR[31:12]=ADDR_original[31:12]+ADDROFFSET"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "IPSNSZSTART0,IPS nonsecure region Start address of region 0"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "start_address,Start address of region 0"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "IPSNSZEND0,IPS nonsecure region End address of region 0"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "end_address,End address of region 0"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "IPSNSZSTART1,IPS nonsecure region Start address of region 1"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "start_address,Start address of region 1"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "IPSNSZEND1,IPS nonsecure region End address of region 1"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "end_address,End address of region 1"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "AHBBUFREGIONSTART0,RX BUF Start address of region 0"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "start_address,Start address of region 0"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "AHBBUFREGIONEND0,RX BUF region End address of region 0"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "end_address,End address of region 0"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "AHBBUFREGIONSTART1,RX BUF Start address of region 1"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "start_address,Start address of region 1"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "AHBBUFREGIONEND1,RX BUF region End address of region 1"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "end_address,End address of region 1"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "AHBBUFREGIONSTART2,RX BUF Start address of region 2"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "start_address,Start address of region 2"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "AHBBUFREGIONEND2,RX BUF region End address of region 2"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "end_address,End address of region 2"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "AHBBUFREGIONSTART3,RX BUF Start address of region 3"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "start_address,Start address of region 3"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "AHBBUFREGIONEND3,RX BUF region End address of region 3"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "end_address,End address of region 3"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "GPC (General Power Controller)"
|
|
tree "GPC_CPU_MODE_CTRL (GPC_CPU)"
|
|
repeat 2. (list 0. 1.) (list ad:0x40C00000 ad:0x40C00800)
|
|
tree "GPC_CPU_MODE_CTRL_$1"
|
|
base $2
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CM_AUTHEN_CTRL,CM Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "NONSECURE,Allow non-secure mode access" "0: Allow only secure mode to access CPU mode..,1: Allow both secure and non-secure mode to.."
|
|
newline
|
|
bitfld.long 0x00 0. "USER,Allow user mode access" "0: Allow only privilege mode to access CPU mode..,1: Allow both privilege and user mode to access.."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CM_INT_CTRL,CM Interrupt Control"
|
|
eventfld.long 0x00 18. "SP_REQ_NOT_ALLOWED_SOFT_INT,sp_req_not_allowed_for_soft interrupt status and clear register" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "SP_REQ_NOT_ALLOWED_WAKEUP_INT,sp_req_not_allowed_for_wakeup interrupt status and clear register" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "SP_REQ_NOT_ALLOWED_SLEEP_INT,sp_req_not_allowed_for_sleep interrupt status and clear register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "SP_REQ_NOT_ALLOWED_SOFT_INT_EN,sp_req_not_allowed_for_soft interrupt enable" "0: Interrupt disable,1: Interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 1. "SP_REQ_NOT_ALLOWED_WAKEUP_INT_EN,sp_req_not_allowed_for_wakeup interrupt enable" "0: Interrupt disable,1: Interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 0. "SP_REQ_NOT_ALLOWED_SLEEP_INT_EN,sp_req_not_allowed_for_sleep interrupt enable" "0: Interrupt disable,1: Interrupt enable"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CM_MISC,Miscellaneous"
|
|
bitfld.long 0x00 4. "MASTER_CPU,Master CPU" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 2. "SLEEP_HOLD_STAT,Status of cpu_sleep_hold_ack_b" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SLEEP_HOLD_EN,Allow cpu_sleep_hold_req assert during CPU low power status" "0: Disable cpu_sleep_hold_req,1: Allow cpu_sleep_hold_req assert during CPU.."
|
|
newline
|
|
rbitfld.long 0x00 0. "NMI_STAT,Non-masked interrupt status" "0: NMI is not asserting,1: NMI is asserting"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CM_MODE_CTRL,CPU mode control"
|
|
bitfld.long 0x00 4. "WFE_EN,WFE assertion can be sleep event" "0: WFE assertion can not trigger low power,1: WFE assertion can trigger low power"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU_MODE_TARGET,The CPU mode the CPU platform should transit to on next sleep event" "0: Stay in RUN mode,1: Transit to WAIT mode,2: Transit to STOP mode,3: Transit to SUSPEND mode"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "CM_MODE_STAT,CM CPU mode Status"
|
|
bitfld.long 0x00 2.--3. "CPU_MODE_PREVIOUS,Previous CPU mode" "0: CPU was previously in RUN mode,1: CPU was previously in WAIT mode,2: CPU was previously in STOP mode,3: CPU was previously in SUSPEND mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CPU_MODE_CURRENT,Current CPU mode" "0: CPU is currently in RUN mode,1: CPU is currently in WAIT mode,2: CPU is currently in STOP mode,3: CPU is currently in SUSPEND mode"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_0,CM IRQ0~31 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_0_31,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_1,CM IRQ32~63 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_32_63,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_2,CM IRQ64~95 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_64_95,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_3,CM IRQ96~127 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_96_127,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_4,CM IRQ128~159 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_128_159,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_5,CM IRQ160~191 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_160_191,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_6,CM IRQ192~223 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_192_223,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_MASK_7,CM IRQ224~255 wakeup mask"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_224_255,1 means the IRQ cannot wakeup CPU platform"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "CM_NON_IRQ_WAKEUP_MASK,CM non-irq wakeup mask"
|
|
bitfld.long 0x00 1. "DEBUG_WAKEUP_MASK,1 means the debug_wakeup_request cannot wakeup CPU platform" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "EVENT_WAKEUP_MASK,There are 256 interrupts and 1 event as a wakeup source for GPC" "?,1: The event cannot wakeup CPU platform"
|
|
rgroup.long 0x150++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_0,CM IRQ0~31 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_0_31,IRQ status"
|
|
rgroup.long 0x154++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_1,CM IRQ32~63 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_32_63,IRQ status"
|
|
rgroup.long 0x158++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_2,CM IRQ64~95 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_64_95,IRQ status"
|
|
rgroup.long 0x15C++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_3,CM IRQ96~127 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_96_127,IRQ status"
|
|
rgroup.long 0x160++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_4,CM IRQ128~159 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_128_159,IRQ status"
|
|
rgroup.long 0x164++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_5,CM IRQ160~191 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_160_191,IRQ status"
|
|
rgroup.long 0x168++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_6,CM IRQ192~223 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_STAT_192_223,IRQ status"
|
|
rgroup.long 0x16C++0x03
|
|
line.long 0x00 "CM_IRQ_WAKEUP_STAT_7,CM IRQ224~255 wakeup status"
|
|
hexmask.long 0x00 0.--31. 1. "IRQ_WAKEUP_MASK_224_255,IRQ status"
|
|
rgroup.long 0x190++0x03
|
|
line.long 0x00 "CM_NON_IRQ_WAKEUP_STAT,CM non-irq wakeup status"
|
|
bitfld.long 0x00 1. "DEBUG_WAKEUP_STAT,Debug wakeup status" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "EVENT_WAKEUP_STAT,Event wakeup status" "?,1: Interrupt is asserting (pending)"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "CM_SLEEP_SSAR_CTRL,CM sleep SSAR control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "CM_SLEEP_LPCG_CTRL,CM sleep LPCG control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "CM_SLEEP_PLL_CTRL,CM sleep PLL control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "CM_SLEEP_ISO_CTRL,CM sleep isolation control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "CM_SLEEP_RESET_CTRL,CM sleep reset control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "CM_SLEEP_POWER_CTRL,CM sleep power control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "CM_WAKEUP_POWER_CTRL,CM wakeup power control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "CM_WAKEUP_RESET_CTRL,CM wakeup reset control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "CM_WAKEUP_ISO_CTRL,CM wakeup isolation control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "CM_WAKEUP_PLL_CTRL,CM wakeup PLL control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "CM_WAKEUP_LPCG_CTRL,CM wakeup LPCG control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "CM_WAKEUP_SSAR_CTRL,CM wakeup SSAR control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "CM_SP_CTRL,CM Setpoint Control"
|
|
bitfld.long 0x00 15. "CPU_SP_WAKEUP_SEL,Select the Setpoint transiton on the next CPU platform wakeup sequence" "0: Request SP transition to CPU_SP_WAKEUP,1: Request SP transition to the Setpoint when.."
|
|
newline
|
|
bitfld.long 0x00 11.--14. "CPU_SP_WAKEUP,The Setpoint that CPU want the system to transit to on next CPU platform wakeup sequence" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 10. "CPU_SP_WAKEUP_EN,1 means enable Setpoint transition on next CPU platform wakeup sequence" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6.--9. "CPU_SP_SLEEP,The Setpoint that CPU want the system to transit to on next CPU platform sleep sequence" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 5. "CPU_SP_SLEEP_EN,1 means enable Setpoint transition on next CPU platform sleep sequence" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1.--4. "CPU_SP_RUN,The Setpoint that CPU want the system to transit to when CPU_SP_RUN_EN is set" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0. "CPU_SP_RUN_EN,Request a Setpoint transition when this bit is set" "0,1"
|
|
rgroup.long 0x304++0x03
|
|
line.long 0x00 "CM_SP_STAT,CM Setpoint Status"
|
|
bitfld.long 0x00 8.--11. "CPU_SP_TARGET,The requested Setpoint from the CPU platform" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "CPU_SP_PREVIOUS,The previous Setpoint of the system" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CPU_SP_CURRENT,The current Setpoint of the system" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "CM_RUN_MODE_MAPPING,CM Run Mode Setpoint Allowed"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_RUN_MODE_MAPPING,Defines which Setpoint is allowed when CPU enters RUN mode"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "CM_WAIT_MODE_MAPPING,CM Wait Mode Setpoint Allowed"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_WAIT_MODE_MAPPING,Defines which Setpoint is allowed when CPU enters WAIT mode"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "CM_STOP_MODE_MAPPING,CM Stop Mode Setpoint Allowed"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_STOP_MODE_MAPPING,Defines which Setpoint is allowed when CPU enters STOP mode"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "CM_SUSPEND_MODE_MAPPING,CM Suspend Mode Setpoint Allowed"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SUSPEND_MODE_MAPPING,Defines which Setpoint is allowed when CPU enters SUSPEND mode"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "CM_SP0_MAPPING,CM Setpoint 0 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP0_MAPPING,Defines when SP0 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "CM_SP1_MAPPING,CM Setpoint 1 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP1_MAPPING,Defines when SP1 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "CM_SP2_MAPPING,CM Setpoint 2 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP2_MAPPING,Defines when SP2 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "CM_SP3_MAPPING,CM Setpoint 3 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP3_MAPPING,Defines when SP3 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "CM_SP4_MAPPING,CM Setpoint 4 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP4_MAPPING,Defines when SP4 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "CM_SP5_MAPPING,CM Setpoint 5 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP5_MAPPING,Defines when SP5 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "CM_SP6_MAPPING,CM Setpoint 6 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP6_MAPPING,Defines when SP6 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "CM_SP7_MAPPING,CM Setpoint 7 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP7_MAPPING,Defines when SP7 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "CM_SP8_MAPPING,CM Setpoint 8 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP8_MAPPING,Defines when SP8 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "CM_SP9_MAPPING,CM Setpoint 9 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP9_MAPPING,Defines when SP9 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "CM_SP10_MAPPING,CM Setpoint 10 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP10_MAPPING,Defines when SP10 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "CM_SP11_MAPPING,CM Setpoint 11 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP11_MAPPING,Defines when SP11 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "CM_SP12_MAPPING,CM Setpoint 12 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP12_MAPPING,Defines when SP12 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "CM_SP13_MAPPING,CM Setpoint 13 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP13_MAPPING,Defines when SP13 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "CM_SP14_MAPPING,CM Setpoint 14 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP14_MAPPING,Defines when SP14 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "CM_SP15_MAPPING,CM Setpoint 15 Mapping"
|
|
hexmask.long.word 0x00 0.--15. 1. "CPU_SP15_MAPPING,Defines when SP15 is set as the CPU_SP_TARGET which SP is allowed locked by LOCK_CFG field"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "CM_STBY_CTRL,CM standby control"
|
|
rbitfld.long 0x00 17. "STBY_WAKEUP_BUSY,Indicate the CPU is busy exiting standby mode" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 16. "STBY_SLEEP_BUSY,Indicate the CPU is busy entering standby mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "STBY_SUSPEND," "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "STBY_STOP," "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "STBY_WAIT," "0,1"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "GPC_SET_POINT_CTRL (GPC_SP)"
|
|
base ad:0x40C02000
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SP_AUTHEN_CTRL,SP Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "NONSECURE,Allow non-secure mode access" "0: Allow only secure mode to access setpoint..,1: Allow both secure and non-secure mode to.."
|
|
newline
|
|
bitfld.long 0x00 0. "USER,Allow user mode access" "0: Allow only privilege mode to access setpoint..,1: Allow both privilege and user mode to access.."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "SP_INT_CTRL,SP Interrupt Control"
|
|
eventfld.long 0x00 1. "NO_ALLOWED_SP_INT,no_allowed_set_point interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "NO_ALLOWED_SP_INT_EN,no_allowed_set_point interrupt enable" "0,1"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "SP_CPU_REQ,CPU SP Request"
|
|
bitfld.long 0x00 28.--31. "SP_ACCEPTED_CPU3,CPU3 Setpoint accepted by SP controller" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24.--27. "SP_ACCEPTED_CPU2,CPU2 Setpoint accepted by SP controller" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SP_ACCEPTED_CPU1,CPU1 Setpoint accepted by SP controller" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "SP_ACCEPTED_CPU0,CPU0 Setpoint accepted by SP controller" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "SP_REQ_CPU3,Setpoint requested by CPU3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "SP_REQ_CPU2,Setpoint requested by CPU2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SP_REQ_CPU1,Setpoint requested by CPU1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SP_REQ_CPU0,Setpoint requested by CPU0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "SP_SYS_STAT,SP System Status"
|
|
bitfld.long 0x00 24.--27. "SYS_SP_PREVIOUS,Previous Setpoint only valid when not SP trans busy" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SYS_SP_CURRENT,Current Setpoint only valid when not SP trans busy" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "SYS_SP_TARGET,The Setpoint chosen as the target setpoint" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SYS_SP_ALLOWED,Allowed Setpoints by all current CPU Setpoint requests"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SP_ROSC_CTRL,SP ROSC Control"
|
|
hexmask.long.word 0x00 0.--15. 1. "SP_ALLOW_ROSC_OFF,Allow shutting off the ROSC"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SP_PRIORITY_0_7,SP0~7 Priority"
|
|
bitfld.long 0x00 28.--31. "SYS_SP7_PRIORITY,priority of Setpoint 7" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24.--27. "SYS_SP6_PRIORITY,priority of Setpoint 6" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SYS_SP5_PRIORITY,priority of Setpoint 5" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "SYS_SP4_PRIORITY,priority of Setpoint 4" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "SYS_SP3_PRIORITY,priority of Setpoint 3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "SYS_SP2_PRIORITY,priority of Setpoint 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SYS_SP1_PRIORITY,priority of Setpoint 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SYS_SP0_PRIORITY,priority of Setpoint 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "SP_PRIORITY_8_15,SP8~15 Priority"
|
|
bitfld.long 0x00 28.--31. "SYS_SP15_PRIORITY,priority of Setpoint 15" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24.--27. "SYS_SP14_PRIORITY,priority of Setpoint 14" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SYS_SP13_PRIORITY,priority of Setpoint 13" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "SYS_SP12_PRIORITY,priority of Setpoint 12" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "SYS_SP11_PRIORITY,priority of Setpoint 11" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "SYS_SP10_PRIORITY,priority of Setpoint 10" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SYS_SP9_PRIORITY,priority of Setpoint 9" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SYS_SP8_PRIORITY,priority of Setpoint 8" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "SP_SSAR_SAVE_CTRL,SP SSAR save control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "SP_LPCG_OFF_CTRL,SP LPCG off control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "SP_GROUP_DOWN_CTRL,SP group down control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "SP_ROOT_DOWN_CTRL,SP root down control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "SP_PLL_OFF_CTRL,SP PLL off control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "SP_ISO_ON_CTRL,SP ISO on control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "SP_RESET_EARLY_CTRL,SP reset early control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "SP_POWER_OFF_CTRL,SP power off control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "SP_BIAS_OFF_CTRL,SP bias off control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "SP_BG_PLDO_OFF_CTRL,SP bandgap and PLL_LDO off control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "SP_LDO_PRE_CTRL,SP LDO pre control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "SP_DCDC_DOWN_CTRL,SP DCDC down control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "SP_DCDC_UP_CTRL,SP DCDC up control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "SP_LDO_POST_CTRL,SP LDO post control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "SP_BG_PLDO_ON_CTRL,SP bandgap and PLL_LDO on control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "SP_BIAS_ON_CTRL,SP bias on control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "SP_POWER_ON_CTRL,SP power on control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "SP_RESET_LATE_CTRL,SP reset late control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "SP_ISO_OFF_CTRL,SP ISO off control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "SP_PLL_ON_CTRL,SP PLL on control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "SP_ROOT_UP_CTRL,SP root up control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "SP_GROUP_UP_CTRL,SP group up control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "SP_LPCG_ON_CTRL,SP LPCG on control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "SP_SSAR_RESTORE_CTRL,SP SSAR restore control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
tree.end
|
|
tree "GPC_STBY_CTRL (GPC_STBY)"
|
|
base ad:0x40C02800
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "STBY_AUTHEN_CTRL,Standby Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "STBY_MISC,STBY Misc"
|
|
bitfld.long 0x00 3. "FORCE_CPU3_STBY,Force CPU3 requesting standby mode" "0,1"
|
|
bitfld.long 0x00 2. "FORCE_CPU2_STBY,Force CPU2 requesting standby mode" "0,1"
|
|
bitfld.long 0x00 1. "FORCE_CPU1_STBY,Force CPU0 requesting standby mode" "0,1"
|
|
bitfld.long 0x00 0. "FORCE_CPU0_STBY,Force CPU0 requesting standby mode" "0,1"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "STBY_LPCG_IN_CTRL,STBY lpcg_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "STBY_PLL_IN_CTRL,STBY pll_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "STBY_BIAS_IN_CTRL,STBY bias_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "STBY_PLDO_IN_CTRL,STBY pldo_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "STBY_BANDGAP_IN_CTRL,STBY bandgap_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "STBY_LDO_IN_CTRL,STBY ldo_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "STBY_DCDC_IN_CTRL,STBY dcdc_in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "STBY_PMIC_IN_CTRL,STBY PMIC in control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "STBY_PMIC_OUT_CTRL,STBY PMIC out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "STBY_DCDC_OUT_CTRL,STBY DCDC out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "STBY_LDO_OUT_CTRL,STBY LDO out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "STBY_BANDGAP_OUT_CTRL,STBY bandgap out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "STBY_PLDO_OUT_CTRL,STBY pldo out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "STBY_BIAS_OUT_CTRL,STBY bias out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "STBY_PLL_OUT_CTRL,STBY PLL out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "STBY_LPCG_OUT_CTRL,STBY LPCG out control"
|
|
bitfld.long 0x00 31. "DISABLE,Disable this step" "0,1"
|
|
bitfld.long 0x00 28.--29. "CNT_MODE,Count mode" "0: Counter disable mode,1: Counter delay mode,2: Ignore step_done response the counter starts..,3: Time out mode the counter starts to count.."
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP_CNT,Step count useage is depending on CNT_MODE"
|
|
tree.end
|
|
tree.end
|
|
tree "GPIO (General Purpose I/O Ports And Peripheral I/O Lines)"
|
|
repeat 2. (list 2. 3.) (list ad:0x42008000 ad:0x4200C000)
|
|
tree "CM7_GPIO$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DR,GPIO data register"
|
|
hexmask.long 0x00 0.--31. 1. "DR,DR data bits"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "GDIR,GPIO direction register"
|
|
hexmask.long 0x00 0.--31. 1. "GDIR,GPIO direction bits"
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "PSR,GPIO pad status register"
|
|
hexmask.long 0x00 0.--31. 1. "PSR,GPIO pad status bits"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ICR1,GPIO interrupt configuration register1"
|
|
bitfld.long 0x00 30.--31. "ICR15,Interrupt configuration field for GPIO interrupt 15" "0: Interrupt 15 is low-level sensitive,1: Interrupt 15 is high-level sensitive,2: Interrupt 15 is rising-edge sensitive,3: Interrupt 15 is falling-edge sensitive"
|
|
bitfld.long 0x00 28.--29. "ICR14,Interrupt configuration field for GPIO interrupt 14" "0: Interrupt 14 is low-level sensitive,1: Interrupt 14 is high-level sensitive,2: Interrupt 14 is rising-edge sensitive,3: Interrupt 14 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "ICR13,Interrupt configuration field for GPIO interrupt 13" "0: Interrupt 13 is low-level sensitive,1: Interrupt 13 is high-level sensitive,2: Interrupt 13 is rising-edge sensitive,3: Interrupt 13 is falling-edge sensitive"
|
|
bitfld.long 0x00 24.--25. "ICR12,Interrupt configuration field for GPIO interrupt 12" "0: Interrupt 12 is low-level sensitive,1: Interrupt 12 is high-level sensitive,2: Interrupt 12 is rising-edge sensitive,3: Interrupt 12 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "ICR11,Interrupt configuration field for GPIO interrupt 11" "0: Interrupt 11 is low-level sensitive,1: Interrupt 11 is high-level sensitive,2: Interrupt 11 is rising-edge sensitive,3: Interrupt 11 is falling-edge sensitive"
|
|
bitfld.long 0x00 20.--21. "ICR10,Interrupt configuration field for GPIO interrupt 10" "0: Interrupt 10 is low-level sensitive,1: Interrupt 10 is high-level sensitive,2: Interrupt 10 is rising-edge sensitive,3: Interrupt 10 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "ICR9,Interrupt configuration field for GPIO interrupt 9" "0: Interrupt 9 is low-level sensitive,1: Interrupt 9 is high-level sensitive,2: Interrupt 9 is rising-edge sensitive,3: Interrupt 9 is falling-edge sensitive"
|
|
bitfld.long 0x00 16.--17. "ICR8,Interrupt configuration field for GPIO interrupt 8" "0: Interrupt 8 is low-level sensitive,1: Interrupt 8 is high-level sensitive,2: Interrupt 8 is rising-edge sensitive,3: Interrupt 8 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "ICR7,Interrupt configuration field for GPIO interrupt 7" "0: Interrupt 7 is low-level sensitive,1: Interrupt 7 is high-level sensitive,2: Interrupt 7 is rising-edge sensitive,3: Interrupt 7 is falling-edge sensitive"
|
|
bitfld.long 0x00 12.--13. "ICR6,Interrupt configuration field for GPIO interrupt 6" "0: Interrupt 6 is low-level sensitive,1: Interrupt 6 is high-level sensitive,2: Interrupt 6 is rising-edge sensitive,3: Interrupt 6 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "ICR5,Interrupt configuration field for GPIO interrupt 5" "0: Interrupt 5 is low-level sensitive,1: Interrupt 5 is high-level sensitive,2: Interrupt 5 is rising-edge sensitive,3: Interrupt 5 is falling-edge sensitive"
|
|
bitfld.long 0x00 8.--9. "ICR4,Interrupt configuration field for GPIO interrupt 4" "0: Interrupt 4 is low-level sensitive,1: Interrupt 4 is high-level sensitive,2: Interrupt 4 is rising-edge sensitive,3: Interrupt 4 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "ICR3,Interrupt configuration field for GPIO interrupt 3" "0: Interrupt 3 is low-level sensitive,1: Interrupt 3 is high-level sensitive,2: Interrupt 3 is rising-edge sensitive,3: Interrupt 3 is falling-edge sensitive"
|
|
bitfld.long 0x00 4.--5. "ICR2,Interrupt configuration field for GPIO interrupt 2" "0: Interrupt 2 is low-level sensitive,1: Interrupt 2 is high-level sensitive,2: Interrupt 2 is rising-edge sensitive,3: Interrupt 2 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "ICR1,Interrupt configuration field for GPIO interrupt 1" "0: Interrupt 1 is low-level sensitive,1: Interrupt 1 is high-level sensitive,2: Interrupt 1 is rising-edge sensitive,3: Interrupt 1 is falling-edge sensitive"
|
|
bitfld.long 0x00 0.--1. "ICR0,Interrupt configuration field for GPIO interrupt 0" "0: Interrupt 0 is low-level sensitive,1: Interrupt 0 is high-level sensitive,2: Interrupt 0 is rising-edge sensitive,3: Interrupt 0 is falling-edge sensitive"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ICR2,GPIO interrupt configuration register2"
|
|
bitfld.long 0x00 30.--31. "ICR31,Interrupt configuration field for GPIO interrupt 31" "0: Interrupt 31 is low-level sensitive,1: Interrupt 31 is high-level sensitive,2: Interrupt 31 is rising-edge sensitive,3: Interrupt 31 is falling-edge sensitive"
|
|
bitfld.long 0x00 28.--29. "ICR30,Interrupt configuration field for GPIO interrupt 30" "0: Interrupt 30 is low-level sensitive,1: Interrupt 30 is high-level sensitive,2: Interrupt 30 is rising-edge sensitive,3: Interrupt 30 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "ICR29,Interrupt configuration field for GPIO interrupt 29" "0: Interrupt 29 is low-level sensitive,1: Interrupt 29 is high-level sensitive,2: Interrupt 29 is rising-edge sensitive,3: Interrupt 29 is falling-edge sensitive"
|
|
bitfld.long 0x00 24.--25. "ICR28,Interrupt configuration field for GPIO interrupt 28" "0: Interrupt 28 is low-level sensitive,1: Interrupt 28 is high-level sensitive,2: Interrupt 28 is rising-edge sensitive,3: Interrupt 28 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "ICR27,Interrupt configuration field for GPIO interrupt 27" "0: Interrupt 27 is low-level sensitive,1: Interrupt 27 is high-level sensitive,2: Interrupt 27 is rising-edge sensitive,3: Interrupt 27 is falling-edge sensitive"
|
|
bitfld.long 0x00 20.--21. "ICR26,Interrupt configuration field for GPIO interrupt 26" "0: Interrupt 26 is low-level sensitive,1: Interrupt 26 is high-level sensitive,2: Interrupt 26 is rising-edge sensitive,3: Interrupt 26 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "ICR25,Interrupt configuration field for GPIO interrupt 25" "0: Interrupt 25 is low-level sensitive,1: Interrupt 25 is high-level sensitive,2: Interrupt 25 is rising-edge sensitive,3: Interrupt 25 is falling-edge sensitive"
|
|
bitfld.long 0x00 16.--17. "ICR24,Interrupt configuration field for GPIO interrupt 24" "0: Interrupt 24 is low-level sensitive,1: Interrupt 24 is high-level sensitive,2: Interrupt 24 is rising-edge sensitive,3: Interrupt 24 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "ICR23,Interrupt configuration field for GPIO interrupt 23" "0: Interrupt 23 is low-level sensitive,1: Interrupt 23 is high-level sensitive,2: Interrupt 23 is rising-edge sensitive,3: Interrupt 23 is falling-edge sensitive"
|
|
bitfld.long 0x00 12.--13. "ICR22,Interrupt configuration field for GPIO interrupt 22" "0: Interrupt 22 is low-level sensitive,1: Interrupt 22 is high-level sensitive,2: Interrupt 22 is rising-edge sensitive,3: Interrupt 22 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "ICR21,Interrupt configuration field for GPIO interrupt 21" "0: Interrupt 21 is low-level sensitive,1: Interrupt 21 is high-level sensitive,2: Interrupt 21 is rising-edge sensitive,3: Interrupt 21 is falling-edge sensitive"
|
|
bitfld.long 0x00 8.--9. "ICR20,Interrupt configuration field for GPIO interrupt 20" "0: Interrupt 20 is low-level sensitive,1: Interrupt 20 is high-level sensitive,2: Interrupt 20 is rising-edge sensitive,3: Interrupt 20 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "ICR19,Interrupt configuration field for GPIO interrupt 19" "0: Interrupt 19 is low-level sensitive,1: Interrupt 19 is high-level sensitive,2: Interrupt 19 is rising-edge sensitive,3: Interrupt 19 is falling-edge sensitive"
|
|
bitfld.long 0x00 4.--5. "ICR18,Interrupt configuration field for GPIO interrupt 18" "0: Interrupt 18 is low-level sensitive,1: Interrupt 18 is high-level sensitive,2: Interrupt 18 is rising-edge sensitive,3: Interrupt 18 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "ICR17,Interrupt configuration field for GPIO interrupt 17" "0: Interrupt 17 is low-level sensitive,1: Interrupt 17 is high-level sensitive,2: Interrupt 17 is rising-edge sensitive,3: Interrupt 17 is falling-edge sensitive"
|
|
bitfld.long 0x00 0.--1. "ICR16,Interrupt configuration field for GPIO interrupt 16" "0: Interrupt 16 is low-level sensitive,1: Interrupt 16 is high-level sensitive,2: Interrupt 16 is rising-edge sensitive,3: Interrupt 16 is falling-edge sensitive"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "IMR,GPIO interrupt mask register"
|
|
hexmask.long 0x00 0.--31. 1. "IMR,Interrupt Mask bits"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "ISR,GPIO interrupt status register"
|
|
hexmask.long 0x00 0.--31. 1. "ISR,Interrupt status bits"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "EDGE_SEL,GPIO edge select register"
|
|
hexmask.long 0x00 0.--31. 1. "GPIO_EDGE_SEL,Edge select"
|
|
wgroup.long 0x84++0x03
|
|
line.long 0x00 "DR_SET,GPIO data register SET"
|
|
hexmask.long 0x00 0.--31. 1. "DR_SET,Set"
|
|
wgroup.long 0x88++0x03
|
|
line.long 0x00 "DR_CLEAR,GPIO data register CLEAR"
|
|
hexmask.long 0x00 0.--31. 1. "DR_CLEAR,Clear"
|
|
wgroup.long 0x8C++0x03
|
|
line.long 0x00 "DR_TOGGLE,GPIO data register TOGGLE"
|
|
hexmask.long 0x00 0.--31. 1. "DR_TOGGLE,Toggle"
|
|
tree.end
|
|
repeat.end
|
|
repeat 13. (list 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.) (list ad:0x4012C000 ad:0x40130000 ad:0x40134000 ad:0x40138000 ad:0x4013C000 ad:0x40140000 ad:0x40C5C000 ad:0x40C60000 ad:0x40C64000 ad:0x40C68000 ad:0x40C6C000 ad:0x40C70000 ad:0x40CA0000)
|
|
tree "GPIO$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DR,GPIO data register"
|
|
hexmask.long 0x00 0.--31. 1. "DR,DR data bits"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "GDIR,GPIO direction register"
|
|
hexmask.long 0x00 0.--31. 1. "GDIR,GPIO direction bits"
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "PSR,GPIO pad status register"
|
|
hexmask.long 0x00 0.--31. 1. "PSR,GPIO pad status bits"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ICR1,GPIO interrupt configuration register1"
|
|
bitfld.long 0x00 30.--31. "ICR15,Interrupt configuration field for GPIO interrupt 15" "0: Interrupt 15 is low-level sensitive,1: Interrupt 15 is high-level sensitive,2: Interrupt 15 is rising-edge sensitive,3: Interrupt 15 is falling-edge sensitive"
|
|
bitfld.long 0x00 28.--29. "ICR14,Interrupt configuration field for GPIO interrupt 14" "0: Interrupt 14 is low-level sensitive,1: Interrupt 14 is high-level sensitive,2: Interrupt 14 is rising-edge sensitive,3: Interrupt 14 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "ICR13,Interrupt configuration field for GPIO interrupt 13" "0: Interrupt 13 is low-level sensitive,1: Interrupt 13 is high-level sensitive,2: Interrupt 13 is rising-edge sensitive,3: Interrupt 13 is falling-edge sensitive"
|
|
bitfld.long 0x00 24.--25. "ICR12,Interrupt configuration field for GPIO interrupt 12" "0: Interrupt 12 is low-level sensitive,1: Interrupt 12 is high-level sensitive,2: Interrupt 12 is rising-edge sensitive,3: Interrupt 12 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "ICR11,Interrupt configuration field for GPIO interrupt 11" "0: Interrupt 11 is low-level sensitive,1: Interrupt 11 is high-level sensitive,2: Interrupt 11 is rising-edge sensitive,3: Interrupt 11 is falling-edge sensitive"
|
|
bitfld.long 0x00 20.--21. "ICR10,Interrupt configuration field for GPIO interrupt 10" "0: Interrupt 10 is low-level sensitive,1: Interrupt 10 is high-level sensitive,2: Interrupt 10 is rising-edge sensitive,3: Interrupt 10 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "ICR9,Interrupt configuration field for GPIO interrupt 9" "0: Interrupt 9 is low-level sensitive,1: Interrupt 9 is high-level sensitive,2: Interrupt 9 is rising-edge sensitive,3: Interrupt 9 is falling-edge sensitive"
|
|
bitfld.long 0x00 16.--17. "ICR8,Interrupt configuration field for GPIO interrupt 8" "0: Interrupt 8 is low-level sensitive,1: Interrupt 8 is high-level sensitive,2: Interrupt 8 is rising-edge sensitive,3: Interrupt 8 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "ICR7,Interrupt configuration field for GPIO interrupt 7" "0: Interrupt 7 is low-level sensitive,1: Interrupt 7 is high-level sensitive,2: Interrupt 7 is rising-edge sensitive,3: Interrupt 7 is falling-edge sensitive"
|
|
bitfld.long 0x00 12.--13. "ICR6,Interrupt configuration field for GPIO interrupt 6" "0: Interrupt 6 is low-level sensitive,1: Interrupt 6 is high-level sensitive,2: Interrupt 6 is rising-edge sensitive,3: Interrupt 6 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "ICR5,Interrupt configuration field for GPIO interrupt 5" "0: Interrupt 5 is low-level sensitive,1: Interrupt 5 is high-level sensitive,2: Interrupt 5 is rising-edge sensitive,3: Interrupt 5 is falling-edge sensitive"
|
|
bitfld.long 0x00 8.--9. "ICR4,Interrupt configuration field for GPIO interrupt 4" "0: Interrupt 4 is low-level sensitive,1: Interrupt 4 is high-level sensitive,2: Interrupt 4 is rising-edge sensitive,3: Interrupt 4 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "ICR3,Interrupt configuration field for GPIO interrupt 3" "0: Interrupt 3 is low-level sensitive,1: Interrupt 3 is high-level sensitive,2: Interrupt 3 is rising-edge sensitive,3: Interrupt 3 is falling-edge sensitive"
|
|
bitfld.long 0x00 4.--5. "ICR2,Interrupt configuration field for GPIO interrupt 2" "0: Interrupt 2 is low-level sensitive,1: Interrupt 2 is high-level sensitive,2: Interrupt 2 is rising-edge sensitive,3: Interrupt 2 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "ICR1,Interrupt configuration field for GPIO interrupt 1" "0: Interrupt 1 is low-level sensitive,1: Interrupt 1 is high-level sensitive,2: Interrupt 1 is rising-edge sensitive,3: Interrupt 1 is falling-edge sensitive"
|
|
bitfld.long 0x00 0.--1. "ICR0,Interrupt configuration field for GPIO interrupt 0" "0: Interrupt 0 is low-level sensitive,1: Interrupt 0 is high-level sensitive,2: Interrupt 0 is rising-edge sensitive,3: Interrupt 0 is falling-edge sensitive"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ICR2,GPIO interrupt configuration register2"
|
|
bitfld.long 0x00 30.--31. "ICR31,Interrupt configuration field for GPIO interrupt 31" "0: Interrupt 31 is low-level sensitive,1: Interrupt 31 is high-level sensitive,2: Interrupt 31 is rising-edge sensitive,3: Interrupt 31 is falling-edge sensitive"
|
|
bitfld.long 0x00 28.--29. "ICR30,Interrupt configuration field for GPIO interrupt 30" "0: Interrupt 30 is low-level sensitive,1: Interrupt 30 is high-level sensitive,2: Interrupt 30 is rising-edge sensitive,3: Interrupt 30 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "ICR29,Interrupt configuration field for GPIO interrupt 29" "0: Interrupt 29 is low-level sensitive,1: Interrupt 29 is high-level sensitive,2: Interrupt 29 is rising-edge sensitive,3: Interrupt 29 is falling-edge sensitive"
|
|
bitfld.long 0x00 24.--25. "ICR28,Interrupt configuration field for GPIO interrupt 28" "0: Interrupt 28 is low-level sensitive,1: Interrupt 28 is high-level sensitive,2: Interrupt 28 is rising-edge sensitive,3: Interrupt 28 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "ICR27,Interrupt configuration field for GPIO interrupt 27" "0: Interrupt 27 is low-level sensitive,1: Interrupt 27 is high-level sensitive,2: Interrupt 27 is rising-edge sensitive,3: Interrupt 27 is falling-edge sensitive"
|
|
bitfld.long 0x00 20.--21. "ICR26,Interrupt configuration field for GPIO interrupt 26" "0: Interrupt 26 is low-level sensitive,1: Interrupt 26 is high-level sensitive,2: Interrupt 26 is rising-edge sensitive,3: Interrupt 26 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "ICR25,Interrupt configuration field for GPIO interrupt 25" "0: Interrupt 25 is low-level sensitive,1: Interrupt 25 is high-level sensitive,2: Interrupt 25 is rising-edge sensitive,3: Interrupt 25 is falling-edge sensitive"
|
|
bitfld.long 0x00 16.--17. "ICR24,Interrupt configuration field for GPIO interrupt 24" "0: Interrupt 24 is low-level sensitive,1: Interrupt 24 is high-level sensitive,2: Interrupt 24 is rising-edge sensitive,3: Interrupt 24 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "ICR23,Interrupt configuration field for GPIO interrupt 23" "0: Interrupt 23 is low-level sensitive,1: Interrupt 23 is high-level sensitive,2: Interrupt 23 is rising-edge sensitive,3: Interrupt 23 is falling-edge sensitive"
|
|
bitfld.long 0x00 12.--13. "ICR22,Interrupt configuration field for GPIO interrupt 22" "0: Interrupt 22 is low-level sensitive,1: Interrupt 22 is high-level sensitive,2: Interrupt 22 is rising-edge sensitive,3: Interrupt 22 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "ICR21,Interrupt configuration field for GPIO interrupt 21" "0: Interrupt 21 is low-level sensitive,1: Interrupt 21 is high-level sensitive,2: Interrupt 21 is rising-edge sensitive,3: Interrupt 21 is falling-edge sensitive"
|
|
bitfld.long 0x00 8.--9. "ICR20,Interrupt configuration field for GPIO interrupt 20" "0: Interrupt 20 is low-level sensitive,1: Interrupt 20 is high-level sensitive,2: Interrupt 20 is rising-edge sensitive,3: Interrupt 20 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "ICR19,Interrupt configuration field for GPIO interrupt 19" "0: Interrupt 19 is low-level sensitive,1: Interrupt 19 is high-level sensitive,2: Interrupt 19 is rising-edge sensitive,3: Interrupt 19 is falling-edge sensitive"
|
|
bitfld.long 0x00 4.--5. "ICR18,Interrupt configuration field for GPIO interrupt 18" "0: Interrupt 18 is low-level sensitive,1: Interrupt 18 is high-level sensitive,2: Interrupt 18 is rising-edge sensitive,3: Interrupt 18 is falling-edge sensitive"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "ICR17,Interrupt configuration field for GPIO interrupt 17" "0: Interrupt 17 is low-level sensitive,1: Interrupt 17 is high-level sensitive,2: Interrupt 17 is rising-edge sensitive,3: Interrupt 17 is falling-edge sensitive"
|
|
bitfld.long 0x00 0.--1. "ICR16,Interrupt configuration field for GPIO interrupt 16" "0: Interrupt 16 is low-level sensitive,1: Interrupt 16 is high-level sensitive,2: Interrupt 16 is rising-edge sensitive,3: Interrupt 16 is falling-edge sensitive"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "IMR,GPIO interrupt mask register"
|
|
hexmask.long 0x00 0.--31. 1. "IMR,Interrupt Mask bits"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "ISR,GPIO interrupt status register"
|
|
hexmask.long 0x00 0.--31. 1. "ISR,Interrupt status bits"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "EDGE_SEL,GPIO edge select register"
|
|
hexmask.long 0x00 0.--31. 1. "GPIO_EDGE_SEL,Edge select"
|
|
wgroup.long 0x84++0x03
|
|
line.long 0x00 "DR_SET,GPIO data register SET"
|
|
hexmask.long 0x00 0.--31. 1. "DR_SET,Set"
|
|
wgroup.long 0x88++0x03
|
|
line.long 0x00 "DR_CLEAR,GPIO data register CLEAR"
|
|
hexmask.long 0x00 0.--31. 1. "DR_CLEAR,Clear"
|
|
wgroup.long 0x8C++0x03
|
|
line.long 0x00 "DR_TOGGLE,GPIO data register TOGGLE"
|
|
hexmask.long 0x00 0.--31. 1. "DR_TOGGLE,Toggle"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "GPT (General Purpose Timer)"
|
|
repeat 6. (list 1. 2. 3. 4. 5. 6.) (list ad:0x400EC000 ad:0x400F0000 ad:0x400F4000 ad:0x400F8000 ad:0x400FC000 ad:0x40100000)
|
|
tree "GPT$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CR,GPT Control Register"
|
|
bitfld.long 0x00 31. "FO3,Force Output Compare for Channel 3" "0: No effect,1: Trigger the programmed response on the pin"
|
|
bitfld.long 0x00 30. "FO2,Force Output Compare for Channel 2" "0: No effect,1: Trigger the programmed response on the pin"
|
|
newline
|
|
bitfld.long 0x00 29. "FO1,Force Output Compare for Channel 1" "0: No effect,1: Trigger the programmed response on the pin"
|
|
bitfld.long 0x00 26.--28. "OM3,Output Compare Operating Mode for Channel 3" "0: Output disabled,1: Toggle output pin,2: Clear output pin,3: Set output pin,4: Generate a low pulse that is one input clock..,5: Generate a low pulse that is one input clock..,6: Generate a low pulse that is one input clock..,7: Generate a low pulse that is one input clock.."
|
|
newline
|
|
bitfld.long 0x00 23.--25. "OM2,Output Compare Operating Mode for Channel 2" "0: Output disabled,1: Toggle output pin,2: Clear output pin,3: Set output pin,4: Generate a low pulse that is one input clock..,5: Generate a low pulse that is one input clock..,6: Generate a low pulse that is one input clock..,7: Generate a low pulse that is one input clock.."
|
|
bitfld.long 0x00 20.--22. "OM1,Output Compare Operating Mode for Channel 1" "0: Output disabled,1: Toggle output pin,2: Clear output pin,3: Set output pin,4: Generate a low pulse that is one input clock..,5: Generate a low pulse that is one input clock..,6: Generate a low pulse that is one input clock..,7: Generate a low pulse that is one input clock.."
|
|
newline
|
|
bitfld.long 0x00 18.--19. "IM2,Input Capture Operating Mode for Channel 2" "0: Capture disabled,1: Capture on rising edge only,2: Capture on falling edge only,3: Capture on both edges"
|
|
bitfld.long 0x00 16.--17. "IM1,Input Capture Operating Mode for Channel 1" "0: Capture disabled,1: Capture on rising edge only,2: Capture on falling edge only,3: Capture on both edges"
|
|
newline
|
|
bitfld.long 0x00 15. "SWR,Software Reset" "0: GPT is not in software reset state,1: GPT is in software reset state"
|
|
bitfld.long 0x00 10. "EN_24M,Enable Oscillator Clock Input" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 9. "FRR,Free-Run or Restart Mode" "0: Restart mode,1: Free-Run mode"
|
|
bitfld.long 0x00 6.--8. "CLKSRC,Clock Source Select" "0: NO_CLOCK,1: Peripheral Clock (ipg_clk),2: High Frequency Reference Clock..,3: External Clock,4: Low Frequency Reference Clock (ipg_clk_32k),5: Oscillator as Reference Clock (ipg_clk_16M),?..."
|
|
newline
|
|
bitfld.long 0x00 5. "STOPEN,GPT Stop Mode Enable" "0: Disable in Stop mode,1: Enable in Stop mode"
|
|
bitfld.long 0x00 4. "DOZEEN,GPT Doze Mode Enable" "0: Disable in Doze mode,1: Enable in Doze mode"
|
|
newline
|
|
bitfld.long 0x00 3. "WAITEN,GPT Wait Mode Enable" "0: Disable in Wait mode,1: Enable in Wait mode"
|
|
bitfld.long 0x00 2. "DBGEN,GPT Debug Mode Enable" "0: Disable in Debug mode,1: Enable in Debug mode"
|
|
newline
|
|
bitfld.long 0x00 1. "ENMOD,GPT Enable Mode" "0: Restart counting from their frozen values..,1: Reset counting from 0 after GPT is enabled.."
|
|
bitfld.long 0x00 0. "EN,GPT Enable" "0: DISABLE,1: ENABLE"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PR,GPT Prescaler Register"
|
|
bitfld.long 0x00 12.--15. "PRESCALER24M,Prescaler divide value for the oscillator clock" "0: Divide by 1,1: Divide by 2,?,?,?,?,?,?,?,?,?,?,?,?,?,15: Divide by 16"
|
|
hexmask.long.word 0x00 0.--11. 1. "PRESCALER,Prescaler divide value"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "SR,GPT Status Register"
|
|
eventfld.long 0x00 5. "ROV,Rollover Flag" "0: Rollover has not occurred,1: Rollover has occurred"
|
|
eventfld.long 0x00 4. "IF2,Input Capture Flag for Channel 2" "0: Capture event has not occurred,1: Capture event has occurred"
|
|
newline
|
|
eventfld.long 0x00 3. "IF1,Input Capture Flag for Channel 1" "0: Capture event has not occurred,1: Capture event has occurred"
|
|
eventfld.long 0x00 2. "OF3,Output Compare Flag for Channel 3" "0: Compare event has not occurred,1: Compare event has occurred"
|
|
newline
|
|
eventfld.long 0x00 1. "OF2,Output Compare Flag for Channel 2" "0: Compare event has not occurred,1: Compare event has occurred"
|
|
eventfld.long 0x00 0. "OF1,Output Compare Flag for Channel 1" "0: Compare event has not occurred,1: Compare event has occurred"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "IR,GPT Interrupt Register"
|
|
bitfld.long 0x00 5. "ROVIE,Rollover Interrupt Enable" "0: DISABLE,1: ENABLE"
|
|
bitfld.long 0x00 4. "IF2IE,Input Capture Flag for Channel 2 Interrupt Enable" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 3. "IF1IE,Input Capture Flag for Channel 1 Interrupt Enable" "0: DISABLE,1: ENABLE"
|
|
bitfld.long 0x00 2. "OF3IE,Output Compare Flag for Channel 3 Interrupt Enable" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 1. "OF2IE,Output Compare Flag for Channel 2 Interrupt Enable" "0: DISABLE,1: ENABLE"
|
|
bitfld.long 0x00 0. "OF1IE,Output Compare Flag for Channel 1 Interrupt Enable" "0: DISABLE,1: ENABLE"
|
|
repeat 3. (strings "1" "2" "3" )(list 0x0 0x4 0x8 )
|
|
group.long ($2+0x10)++0x03
|
|
line.long 0x00 "OCR$1,GPT Output Compare Register"
|
|
hexmask.long 0x00 0.--31. 1. "COMP,Compare Value"
|
|
repeat.end
|
|
repeat 2. (strings "1" "2" )(list 0x0 0x4 )
|
|
rgroup.long ($2+0x1C)++0x03
|
|
line.long 0x00 "ICR$1,GPT Input Capture Register"
|
|
hexmask.long 0x00 0.--31. 1. "CAPT,Capture Value"
|
|
repeat.end
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CNT,GPT Counter Register"
|
|
hexmask.long 0x00 0.--31. 1. "COUNT,Counter Value"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "IEE (Inline Encryption Engine)"
|
|
tree "IEE"
|
|
base ad:0x4006C000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "GCFG,IEE Global Configuration"
|
|
bitfld.long 0x00 31. "RST,Reset bit" "0: Do Not Reset,1: Reset IEE"
|
|
bitfld.long 0x00 29. "CLR_MON,Clear monitor bit" "0: Do not reset,1: Reset performance counters"
|
|
newline
|
|
bitfld.long 0x00 28. "MON_EN,Monitor enable bit" "0: Performance monitoring disabled,1: Performance monitoring enabled"
|
|
bitfld.long 0x00 25. "KEY_RD_DIS,Key read disable bit" "0: Key read enabled,1: Key read disabled"
|
|
newline
|
|
bitfld.long 0x00 17. "TMD,Test mode disable bit" "0: Test mode is usable,1: Test mode is disabled"
|
|
bitfld.long 0x00 16. "TME,Test mode enable bit" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "RL7,Region lock 7 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
bitfld.long 0x00 6. "RL6,Region lock 6 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
newline
|
|
bitfld.long 0x00 5. "RL5,Region lock 5 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
bitfld.long 0x00 4. "RL4,Region lock 4 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
newline
|
|
bitfld.long 0x00 3. "RL3,Region lock 3 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
bitfld.long 0x00 2. "RL2,Region lock 2 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
newline
|
|
bitfld.long 0x00 1. "RL1,Region lock 1 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
bitfld.long 0x00 0. "RL0,Region lock 0 bit" "0: Unlocked,1: Key Offset and Attribute registers are locked"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "STA,IEE Status"
|
|
bitfld.long 0x00 4. "AFD,AES fault detected bit" "0: No fault detected,1: Fault detected"
|
|
bitfld.long 0x00 0. "DSR,DPA seed request bit" "0: No seed request present,1: Seed request present"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TSTMD,IEE Test Mode Register"
|
|
bitfld.long 0x00 8.--11. "TMLEN,Test mode length field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.long 0x00 4. "TMDONE,Test mode done bit" "0: Not Done,1: Test Done"
|
|
newline
|
|
bitfld.long 0x00 3. "TMCONT,Test mode continue bit" "0: Do not continue,1: Continue"
|
|
bitfld.long 0x00 2. "TMENCR,Test mode encrypt/decrypt bit" "0: AES Test mode will do decryption,1: AES Test mode will do encryption"
|
|
newline
|
|
bitfld.long 0x00 1. "TMR,Test mode run bit" "0: Not running,1: Run AES Test until TMDONE is indicated"
|
|
rbitfld.long 0x00 0. "TMRDY,Test mode ready bit" "0: Not Ready,1: TMRDY_1"
|
|
wgroup.long 0x0C++0x03
|
|
line.long 0x00 "DPAMS,AES Mask Generation Seed"
|
|
hexmask.long 0x00 0.--31. 1. "DPAMS,DPA mask seed"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "PC_S_LT,Performance Counter AES Slave Latency Threshold Value"
|
|
hexmask.long.word 0x00 16.--31. 1. "SR_LT,Slave read latency threshold in AXI clock cycles"
|
|
hexmask.long.word 0x00 0.--15. 1. "SW_LT,Slave write latency threshold in AXI clock cycles"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "PC_M_LT,Performance Counter AES Master Latency Threshold"
|
|
hexmask.long.word 0x00 16.--27. 1. "MR_LT,Master read latency threshold in AXI clock cycles"
|
|
hexmask.long.word 0x00 0.--11. 1. "MW_LT,Master write latency threshold in AXI clock cycles"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "PC_BLK_ENC,Performance Counter Number of AES Block Encryptions"
|
|
hexmask.long 0x00 0.--31. 1. "BLK_ENC,Number of AES block encryptions"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "PC_BLK_DEC,Performance Counter Number of AES Block Decryptions"
|
|
hexmask.long 0x00 0.--31. 1. "BLK_DEC,Number of AES block decryptions"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "PC_SR_TRANS,Performance Counter Number of AXI Slave Read Transactions"
|
|
hexmask.long 0x00 0.--31. 1. "SR_TRANS,Number of slave read transactions"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "PC_SW_TRANS,Performance Counter Number of AXI Slave Write Transactions"
|
|
hexmask.long 0x00 0.--31. 1. "SW_TRANS,Number of slave write transactions"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "PC_MR_TRANS,Performance Counter Number of AXI Master Read Transactions"
|
|
hexmask.long 0x00 0.--31. 1. "MR_TRANS,Number of master read transactions"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "PC_MW_TRANS,Performance Counter Number of AXI Master Write Transactions"
|
|
hexmask.long 0x00 0.--31. 1. "MW_TRANS,Number of master write transactions"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "PC_M_MBR,Performance Counter Number of AXI Master Merge Buffer Read Transactions"
|
|
hexmask.long 0x00 0.--31. 1. "M_MBR,Number of master merge buffer read transactions"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "PC_SR_TBC_U,Performance Counter Upper Slave Read Transactions Byte Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "SR_TBC,Number of bytes in slave read transactions"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "PC_SR_TBC_L,Performance Counter Lower Slave Read Transactions Byte Count"
|
|
hexmask.long 0x00 0.--31. 1. "SR_TBC,Number of bytes in slave read transactions"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "PC_SW_TBC_U,Performance Counter Upper Slave Write Transactions Byte Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "SW_TBC,Number of bytes in slave write transactions"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "PC_SW_TBC_L,Performance Counter Lower Slave Write Transactions Byte Count"
|
|
hexmask.long 0x00 0.--31. 1. "SW_TBC,Number of bytes in slave write transactions"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "PC_MR_TBC_U,Performance Counter Upper Master Read Transactions Byte Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "MR_TBC,Number of bytes in master read transactions"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "PC_MR_TBC_L,Performance Counter Lower Master Read Transactions Byte Count"
|
|
hexmask.long 0x00 4.--31. 1. "MR_TBC,Number of bytes in master read transactions"
|
|
rbitfld.long 0x00 0.--3. "MR_TBC_LSB,Number of bytes in master read transactions" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "PC_MW_TBC_U,Performance Counter Upper Master Write Transactions Byte Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "MW_TBC,Number of bytes in master write transactions"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "PC_MW_TBC_L,Performance Counter Lower Master Write Transactions Byte Count"
|
|
hexmask.long 0x00 4.--31. 1. "MW_TBC,Number of bytes in master write transactions"
|
|
rbitfld.long 0x00 0.--3. "MW_TBC_LSB,Number of bytes in master write transactions" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "PC_SR_TLGTT,Performance Counter Number of AXI Slave Read Transactions with Latency Greater than the Threshold"
|
|
hexmask.long 0x00 0.--31. 1. "SR_TLGTT,Number of slave read transactions with latency greater than the threshold"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "PC_SW_TLGTT,Performance Counter Number of AXI Slave Write Transactions with Latency Greater than the Threshold"
|
|
hexmask.long 0x00 0.--31. 1. "SW_TLGTT,Number of slave write transactions with latency greater than the threshold"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "PC_MR_TLGTT,Performance Counter Number of AXI Master Read Transactions with Latency Greater than the Threshold"
|
|
hexmask.long 0x00 0.--31. 1. "MR_TLGTT,Number of master read transactions with latency greater than the threshold"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "PC_MW_TLGTT,Performance Counter Number of AXI Master Write Transactions with Latency Greater than the Threshold"
|
|
hexmask.long 0x00 0.--31. 1. "MW_TGTT,Number of master write transactions with latency greater than the threshold"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "PC_SR_TLAT_U,Performance Counter Upper Slave Read Latency Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "SR_TLAT,Total slave read latency in AXI clock cycles"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "PC_SR_TLAT_L,Performance Counter Lower Slave Read Latency Count"
|
|
hexmask.long 0x00 0.--31. 1. "SR_TLAT,Total slave read latency in AXI clock cycles"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "PC_SW_TLAT_U,Performance Counter Upper Slave Write Latency Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "SW_TLAT,Total slave write latency in AXI clock cycles"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "PC_SW_TLAT_L,Performance Counter Lower Slave Write Latency Count"
|
|
hexmask.long 0x00 0.--31. 1. "SW_TLAT,Total slave write latency in AXI clock cycles"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "PC_MR_TLAT_U,Performance Counter Upper Master Read Latency Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "MR_TLAT,Total master read latency in AXI clock cycles"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "PC_MR_TLAT_L,Performance Counter Lower Master Read Latency Count"
|
|
hexmask.long 0x00 0.--31. 1. "MR_TLAT,Total master read latency in AXI clock cycles"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "PC_MW_TLAT_U,Performance Counter Upper Master Write Latency Count"
|
|
hexmask.long.word 0x00 0.--15. 1. "MW_TLAT,Total master write latency in AXI clock cycles"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "PC_MW_TLAT_L,Performance Counter Lower Master Write Latency Count"
|
|
hexmask.long 0x00 0.--31. 1. "MW_TLAT,Total master write latency in AXI clock cycles"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "PC_SR_TNRT_U,Performance Counter Upper Slave Read Total Non-Responding Time"
|
|
hexmask.long.word 0x00 0.--15. 1. "SR_TNRT,Total slave read non-responding time in AXI clock cycles"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "PC_SR_TNRT_L,Performance Counter Lower Slave Read Total Non-Responding Time"
|
|
hexmask.long 0x00 0.--31. 1. "SR_TNRT,Total slave read non-responding time in AXI clock cycles"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "PC_SW_TNRT_U,Performance Counter Upper Slave Write Total Non-Responding Time"
|
|
hexmask.long.word 0x00 0.--15. 1. "SW_TNRT,Total slave write non-responding time in AXI clock cycles"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "PC_SW_TNRT_L,Performance Counter Lower Slave Write Total Non-Responding Time"
|
|
hexmask.long 0x00 0.--31. 1. "SW_TNRT,Total slave write non-responding time in AXI clock cycles"
|
|
rgroup.long 0xF0++0x03
|
|
line.long 0x00 "VIDR1,IEE Version ID Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "IP_ID,ID for IEE"
|
|
hexmask.long.byte 0x00 8.--15. 1. "MAJ_REV,Major revision number for IEE"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MIN_REV,Minor revision number for IEE"
|
|
rgroup.long 0xF8++0x03
|
|
line.long 0x00 "AESVID,IEE AES Version ID Register"
|
|
bitfld.long 0x00 4.--7. "AESVID,AES version ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "AESRN,AES revision number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat 32. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0xF00)++0x03
|
|
line.long 0x00 "AES_TST_DB[$1],IEE AES Test Mode Data Buffer $1"
|
|
hexmask.long 0x00 0.--31. 1. "AES_TST_DB0,AES test mode data buffer"
|
|
repeat.end
|
|
repeat 8. (increment 0 1)(increment 0 0x100)
|
|
tree "REGx[$1]"
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "REGATTR,IEE Region REGION Attribute Register"
|
|
bitfld.long 0x00 7. "BYP,AES Bypass" "0: use MD field,1: Bypass AES no encrypt/decrypt"
|
|
bitfld.long 0x00 4.--6. "MD,AES Mode" "0: None (AXI error if accessed),1: MD_1,2: CTR w/ address binding,3: CTR w/o address binding,4: CTR keystream only,5: Undefined AXI error if used,6: Undefined AXI error if used,7: Undefined AXI error if used"
|
|
bitfld.long 0x00 0. "KS,AES key size" "0: 128 bits (CTR) 256 bits (XTS),1: 256 bits (CTR) 512 bits (XTS)"
|
|
group.long ($2+0x108)++0x03
|
|
line.long 0x00 "REGPO,IEE Region REGION Page Offset Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PGOFF,This field represents a 4Kb page offset"
|
|
wgroup.long ($2+0x140)++0x03
|
|
line.long 0x00 "REGKEY1_0,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x144)++0x03
|
|
line.long 0x00 "REGKEY1_1,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x148)++0x03
|
|
line.long 0x00 "REGKEY1_2,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x14C)++0x03
|
|
line.long 0x00 "REGKEY1_3,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x150)++0x03
|
|
line.long 0x00 "REGKEY1_4,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x154)++0x03
|
|
line.long 0x00 "REGKEY1_5,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x158)++0x03
|
|
line.long 0x00 "REGKEY1_6,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x15C)++0x03
|
|
line.long 0x00 "REGKEY1_7,IEE Region REGION Key 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY1,Key 1"
|
|
wgroup.long ($2+0x180)++0x03
|
|
line.long 0x00 "REGKEY2_0,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x184)++0x03
|
|
line.long 0x00 "REGKEY2_1,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x188)++0x03
|
|
line.long 0x00 "REGKEY2_2,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x18C)++0x03
|
|
line.long 0x00 "REGKEY2_3,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x190)++0x03
|
|
line.long 0x00 "REGKEY2_4,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x194)++0x03
|
|
line.long 0x00 "REGKEY2_5,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x198)++0x03
|
|
line.long 0x00 "REGKEY2_6,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
wgroup.long ($2+0x19C)++0x03
|
|
line.long 0x00 "REGKEY2_7,IEE Region REGION Key 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEY2,Key 2"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "IEE_APC"
|
|
base ad:0x40068000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "REGION0_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "REGION0_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "REGION0_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "REGION0_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "REGION1_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "REGION1_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "REGION1_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "REGION1_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "REGION2_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "REGION2_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "REGION2_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "REGION2_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "REGION3_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "REGION3_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "REGION3_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "REGION3_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "REGION4_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "REGION4_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "REGION4_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "REGION4_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "REGION5_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "REGION5_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "REGION5_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "REGION5_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "REGION6_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "REGION6_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "REGION6_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "REGION6_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "REGION7_TOP_ADDR,End address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "TOP_ADDR,End address of IEE region"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "REGION7_BOT_ADDR,Start address of IEE region (n)"
|
|
hexmask.long 0x00 0.--28. 1. "BOT_ADDR,Start address of IEE region"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "REGION7_RDC_D0,Region control of core domain 0 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D0_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D0_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "REGION7_RDC_D1,Region control of core domain 1 for region (n)"
|
|
bitfld.long 0x00 1. "RDC_D1_LOCK,Lock bit for bit 0" "0: Bit 0 is unlocked,1: Bit 0 is locked"
|
|
bitfld.long 0x00 0. "RDC_D1_WRITE_DIS,Write disable of core domain 1" "0: Write to TOP_ADDR and BOT_ADDR of this region..,1: Write to TOP_ADDR and BOT_ADDR of this region.."
|
|
tree.end
|
|
tree.end
|
|
tree "IOMUXC (IOMUX Controller)"
|
|
tree "IOMUXC (IOMUX Controller)"
|
|
base ad:0x400E8000
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_00,SW_MUX_CTL_PAD_GPIO_EMC_B1_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_01,SW_MUX_CTL_PAD_GPIO_EMC_B1_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_02,SW_MUX_CTL_PAD_GPIO_EMC_B1_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_03,SW_MUX_CTL_PAD_GPIO_EMC_B1_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_04,SW_MUX_CTL_PAD_GPIO_EMC_B1_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_05,SW_MUX_CTL_PAD_GPIO_EMC_B1_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_06,SW_MUX_CTL_PAD_GPIO_EMC_B1_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_07,SW_MUX_CTL_PAD_GPIO_EMC_B1_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_08,SW_MUX_CTL_PAD_GPIO_EMC_B1_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_09,SW_MUX_CTL_PAD_GPIO_EMC_B1_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_10,SW_MUX_CTL_PAD_GPIO_EMC_B1_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_11,SW_MUX_CTL_PAD_GPIO_EMC_B1_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_12,SW_MUX_CTL_PAD_GPIO_EMC_B1_12 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_12"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_13,SW_MUX_CTL_PAD_GPIO_EMC_B1_13 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_13"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_14,SW_MUX_CTL_PAD_GPIO_EMC_B1_14 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_14"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_15,SW_MUX_CTL_PAD_GPIO_EMC_B1_15 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_15"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_16,SW_MUX_CTL_PAD_GPIO_EMC_B1_16 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_16"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_17,SW_MUX_CTL_PAD_GPIO_EMC_B1_17 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_17"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_18,SW_MUX_CTL_PAD_GPIO_EMC_B1_18 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_18"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_19,SW_MUX_CTL_PAD_GPIO_EMC_B1_19 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_19"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_20,SW_MUX_CTL_PAD_GPIO_EMC_B1_20 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_20"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_21,SW_MUX_CTL_PAD_GPIO_EMC_B1_21 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_21"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_22,SW_MUX_CTL_PAD_GPIO_EMC_B1_22 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_22"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_23,SW_MUX_CTL_PAD_GPIO_EMC_B1_23 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_23"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_24,SW_MUX_CTL_PAD_GPIO_EMC_B1_24 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_24"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_25,SW_MUX_CTL_PAD_GPIO_EMC_B1_25 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_25"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_26,SW_MUX_CTL_PAD_GPIO_EMC_B1_26 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_26"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_27,SW_MUX_CTL_PAD_GPIO_EMC_B1_27 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_27"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_28,SW_MUX_CTL_PAD_GPIO_EMC_B1_28 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_28"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_29,SW_MUX_CTL_PAD_GPIO_EMC_B1_29 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_29"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_30,SW_MUX_CTL_PAD_GPIO_EMC_B1_30 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_30"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_31,SW_MUX_CTL_PAD_GPIO_EMC_B1_31 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_31"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_32,SW_MUX_CTL_PAD_GPIO_EMC_B1_32 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_32"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_33,SW_MUX_CTL_PAD_GPIO_EMC_B1_33 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_33"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_34,SW_MUX_CTL_PAD_GPIO_EMC_B1_34 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_34"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_35,SW_MUX_CTL_PAD_GPIO_EMC_B1_35 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_35"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_36,SW_MUX_CTL_PAD_GPIO_EMC_B1_36 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_36"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_37,SW_MUX_CTL_PAD_GPIO_EMC_B1_37 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_37"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_38,SW_MUX_CTL_PAD_GPIO_EMC_B1_38 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_38"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_39,SW_MUX_CTL_PAD_GPIO_EMC_B1_39 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_39"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_40,SW_MUX_CTL_PAD_GPIO_EMC_B1_40 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_40"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,?,7: Select mux mode,?,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B1_41,SW_MUX_CTL_PAD_GPIO_EMC_B1_41 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B1_41"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,7: Select mux mode,?,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_00,SW_MUX_CTL_PAD_GPIO_EMC_B2_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_01,SW_MUX_CTL_PAD_GPIO_EMC_B2_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_02,SW_MUX_CTL_PAD_GPIO_EMC_B2_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_03,SW_MUX_CTL_PAD_GPIO_EMC_B2_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_04,SW_MUX_CTL_PAD_GPIO_EMC_B2_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_05,SW_MUX_CTL_PAD_GPIO_EMC_B2_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_06,SW_MUX_CTL_PAD_GPIO_EMC_B2_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_07,SW_MUX_CTL_PAD_GPIO_EMC_B2_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_08,SW_MUX_CTL_PAD_GPIO_EMC_B2_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_09,SW_MUX_CTL_PAD_GPIO_EMC_B2_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_10,SW_MUX_CTL_PAD_GPIO_EMC_B2_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_11,SW_MUX_CTL_PAD_GPIO_EMC_B2_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_12,SW_MUX_CTL_PAD_GPIO_EMC_B2_12 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_12"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_13,SW_MUX_CTL_PAD_GPIO_EMC_B2_13 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_13"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_14,SW_MUX_CTL_PAD_GPIO_EMC_B2_14 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_14"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_15,SW_MUX_CTL_PAD_GPIO_EMC_B2_15 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_15"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_16,SW_MUX_CTL_PAD_GPIO_EMC_B2_16 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_16"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0xFC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_17,SW_MUX_CTL_PAD_GPIO_EMC_B2_17 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_17"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_18,SW_MUX_CTL_PAD_GPIO_EMC_B2_18 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_18"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_19,SW_MUX_CTL_PAD_GPIO_EMC_B2_19 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_19"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_EMC_B2_20,SW_MUX_CTL_PAD_GPIO_EMC_B2_20 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_EMC_B2_20"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_00,SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_01,SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_02,SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_03,SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_04,SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_05,SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_06,SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_07,SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_08,SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_09,SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_10,SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_11,SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_12,SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_12"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_13,SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_13"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_14,SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_14"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_15,SW_MUX_CTL_PAD_GPIO_AD_15 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_15"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_16,SW_MUX_CTL_PAD_GPIO_AD_16 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_16"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_17,SW_MUX_CTL_PAD_GPIO_AD_17 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_17"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_18,SW_MUX_CTL_PAD_GPIO_AD_18 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_18"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_19,SW_MUX_CTL_PAD_GPIO_AD_19 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_19"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x15C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_20,SW_MUX_CTL_PAD_GPIO_AD_20 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_20"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_21,SW_MUX_CTL_PAD_GPIO_AD_21 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_21"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_22,SW_MUX_CTL_PAD_GPIO_AD_22 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_22"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_23,SW_MUX_CTL_PAD_GPIO_AD_23 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_23"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_24,SW_MUX_CTL_PAD_GPIO_AD_24 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_24"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_25,SW_MUX_CTL_PAD_GPIO_AD_25 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_25"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_26,SW_MUX_CTL_PAD_GPIO_AD_26 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_26"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_27,SW_MUX_CTL_PAD_GPIO_AD_27 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_27"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_28,SW_MUX_CTL_PAD_GPIO_AD_28 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_28"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_29,SW_MUX_CTL_PAD_GPIO_AD_29 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_29"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,11: Select mux mode,?..."
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_30,SW_MUX_CTL_PAD_GPIO_AD_30 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_30"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_31,SW_MUX_CTL_PAD_GPIO_AD_31 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_31"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_32,SW_MUX_CTL_PAD_GPIO_AD_32 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_32"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_33,SW_MUX_CTL_PAD_GPIO_AD_33 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_33"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_34,SW_MUX_CTL_PAD_GPIO_AD_34 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_34"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_AD_35,SW_MUX_CTL_PAD_GPIO_AD_35 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_AD_35"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B1_00,SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B1_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B1_01,SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B1_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B1_02,SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B1_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B1_03,SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B1_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B1_04,SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B1_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B1_05,SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B1_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_00,SW_MUX_CTL_PAD_GPIO_SD_B2_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1B8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_01,SW_MUX_CTL_PAD_GPIO_SD_B2_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_02,SW_MUX_CTL_PAD_GPIO_SD_B2_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_03,SW_MUX_CTL_PAD_GPIO_SD_B2_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_04,SW_MUX_CTL_PAD_GPIO_SD_B2_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_05,SW_MUX_CTL_PAD_GPIO_SD_B2_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_06,SW_MUX_CTL_PAD_GPIO_SD_B2_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1D0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_07,SW_MUX_CTL_PAD_GPIO_SD_B2_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1D4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_08,SW_MUX_CTL_PAD_GPIO_SD_B2_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1D8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_09,SW_MUX_CTL_PAD_GPIO_SD_B2_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1DC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_10,SW_MUX_CTL_PAD_GPIO_SD_B2_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SD_B2_11,SW_MUX_CTL_PAD_GPIO_SD_B2_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SD_B2_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_00,SW_MUX_CTL_PAD_GPIO_DISP_B1_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_01,SW_MUX_CTL_PAD_GPIO_DISP_B1_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_02,SW_MUX_CTL_PAD_GPIO_DISP_B1_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1F0++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_03,SW_MUX_CTL_PAD_GPIO_DISP_B1_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1F4++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_04,SW_MUX_CTL_PAD_GPIO_DISP_B1_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1F8++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_05,SW_MUX_CTL_PAD_GPIO_DISP_B1_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x1FC++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_06,SW_MUX_CTL_PAD_GPIO_DISP_B1_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_07,SW_MUX_CTL_PAD_GPIO_DISP_B1_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_08,SW_MUX_CTL_PAD_GPIO_DISP_B1_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_09,SW_MUX_CTL_PAD_GPIO_DISP_B1_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_10,SW_MUX_CTL_PAD_GPIO_DISP_B1_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B1_11,SW_MUX_CTL_PAD_GPIO_DISP_B1_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B1_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_00,SW_MUX_CTL_PAD_GPIO_DISP_B2_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_01,SW_MUX_CTL_PAD_GPIO_DISP_B2_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_02,SW_MUX_CTL_PAD_GPIO_DISP_B2_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_03,SW_MUX_CTL_PAD_GPIO_DISP_B2_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_04,SW_MUX_CTL_PAD_GPIO_DISP_B2_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_05,SW_MUX_CTL_PAD_GPIO_DISP_B2_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_06,SW_MUX_CTL_PAD_GPIO_DISP_B2_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_07,SW_MUX_CTL_PAD_GPIO_DISP_B2_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x234++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_08,SW_MUX_CTL_PAD_GPIO_DISP_B2_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x238++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_09,SW_MUX_CTL_PAD_GPIO_DISP_B2_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,?,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x23C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_10,SW_MUX_CTL_PAD_GPIO_DISP_B2_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_11,SW_MUX_CTL_PAD_GPIO_DISP_B2_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_12,SW_MUX_CTL_PAD_GPIO_DISP_B2_12 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_12"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_13,SW_MUX_CTL_PAD_GPIO_DISP_B2_13 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_13"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_14,SW_MUX_CTL_PAD_GPIO_DISP_B2_14 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_14"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_DISP_B2_15,SW_MUX_CTL_PAD_GPIO_DISP_B2_15 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_DISP_B2_15"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,?,8: Select mux mode,9: Select mux mode,10: Select mux mode,?..."
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_00,SW_PAD_CTL_PAD_GPIO_EMC_B1_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_01,SW_PAD_CTL_PAD_GPIO_EMC_B1_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_02,SW_PAD_CTL_PAD_GPIO_EMC_B1_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_03,SW_PAD_CTL_PAD_GPIO_EMC_B1_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x264++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_04,SW_PAD_CTL_PAD_GPIO_EMC_B1_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x268++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_05,SW_PAD_CTL_PAD_GPIO_EMC_B1_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x26C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_06,SW_PAD_CTL_PAD_GPIO_EMC_B1_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x270++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_07,SW_PAD_CTL_PAD_GPIO_EMC_B1_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x274++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_08,SW_PAD_CTL_PAD_GPIO_EMC_B1_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x278++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_09,SW_PAD_CTL_PAD_GPIO_EMC_B1_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x27C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_10,SW_PAD_CTL_PAD_GPIO_EMC_B1_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_11,SW_PAD_CTL_PAD_GPIO_EMC_B1_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_12,SW_PAD_CTL_PAD_GPIO_EMC_B1_12 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_13,SW_PAD_CTL_PAD_GPIO_EMC_B1_13 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_14,SW_PAD_CTL_PAD_GPIO_EMC_B1_14 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_15,SW_PAD_CTL_PAD_GPIO_EMC_B1_15 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_16,SW_PAD_CTL_PAD_GPIO_EMC_B1_16 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x298++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_17,SW_PAD_CTL_PAD_GPIO_EMC_B1_17 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x29C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_18,SW_PAD_CTL_PAD_GPIO_EMC_B1_18 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_19,SW_PAD_CTL_PAD_GPIO_EMC_B1_19 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_20,SW_PAD_CTL_PAD_GPIO_EMC_B1_20 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_21,SW_PAD_CTL_PAD_GPIO_EMC_B1_21 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_22,SW_PAD_CTL_PAD_GPIO_EMC_B1_22 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_23,SW_PAD_CTL_PAD_GPIO_EMC_B1_23 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2B4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_24,SW_PAD_CTL_PAD_GPIO_EMC_B1_24 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2B8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_25,SW_PAD_CTL_PAD_GPIO_EMC_B1_25 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2BC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_26,SW_PAD_CTL_PAD_GPIO_EMC_B1_26 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_27,SW_PAD_CTL_PAD_GPIO_EMC_B1_27 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_28,SW_PAD_CTL_PAD_GPIO_EMC_B1_28 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_29,SW_PAD_CTL_PAD_GPIO_EMC_B1_29 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_30,SW_PAD_CTL_PAD_GPIO_EMC_B1_30 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_31,SW_PAD_CTL_PAD_GPIO_EMC_B1_31 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_32,SW_PAD_CTL_PAD_GPIO_EMC_B1_32 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2D8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_33,SW_PAD_CTL_PAD_GPIO_EMC_B1_33 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2DC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_34,SW_PAD_CTL_PAD_GPIO_EMC_B1_34 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_35,SW_PAD_CTL_PAD_GPIO_EMC_B1_35 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_36,SW_PAD_CTL_PAD_GPIO_EMC_B1_36 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_37,SW_PAD_CTL_PAD_GPIO_EMC_B1_37 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_38,SW_PAD_CTL_PAD_GPIO_EMC_B1_38 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_39,SW_PAD_CTL_PAD_GPIO_EMC_B1_39 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2F4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_40,SW_PAD_CTL_PAD_GPIO_EMC_B1_40 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2F8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B1_41,SW_PAD_CTL_PAD_GPIO_EMC_B1_41 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x2FC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_00,SW_PAD_CTL_PAD_GPIO_EMC_B2_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_01,SW_PAD_CTL_PAD_GPIO_EMC_B2_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_02,SW_PAD_CTL_PAD_GPIO_EMC_B2_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_03,SW_PAD_CTL_PAD_GPIO_EMC_B2_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_04,SW_PAD_CTL_PAD_GPIO_EMC_B2_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_05,SW_PAD_CTL_PAD_GPIO_EMC_B2_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_06,SW_PAD_CTL_PAD_GPIO_EMC_B2_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x318++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_07,SW_PAD_CTL_PAD_GPIO_EMC_B2_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x31C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_08,SW_PAD_CTL_PAD_GPIO_EMC_B2_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_09,SW_PAD_CTL_PAD_GPIO_EMC_B2_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_10,SW_PAD_CTL_PAD_GPIO_EMC_B2_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_11,SW_PAD_CTL_PAD_GPIO_EMC_B2_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_12,SW_PAD_CTL_PAD_GPIO_EMC_B2_12 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_13,SW_PAD_CTL_PAD_GPIO_EMC_B2_13 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x334++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_14,SW_PAD_CTL_PAD_GPIO_EMC_B2_14 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x338++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_15,SW_PAD_CTL_PAD_GPIO_EMC_B2_15 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x33C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_16,SW_PAD_CTL_PAD_GPIO_EMC_B2_16 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_17,SW_PAD_CTL_PAD_GPIO_EMC_B2_17 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_18,SW_PAD_CTL_PAD_GPIO_EMC_B2_18 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_19,SW_PAD_CTL_PAD_GPIO_EMC_B2_19 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_EMC_B2_20,SW_PAD_CTL_PAD_GPIO_EMC_B2_20 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_00,SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_01,SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x358++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_02,SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x35C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_03,SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_04,SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x364++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_05,SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x368++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_06,SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x36C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_07,SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x370++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_08,SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x374++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_09,SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x378++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_10,SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x37C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_11,SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_12,SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_13,SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_14,SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_15,SW_PAD_CTL_PAD_GPIO_AD_15 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_16,SW_PAD_CTL_PAD_GPIO_AD_16 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_17,SW_PAD_CTL_PAD_GPIO_AD_17 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_18,SW_PAD_CTL_PAD_GPIO_AD_18 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_19,SW_PAD_CTL_PAD_GPIO_AD_19 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_20,SW_PAD_CTL_PAD_GPIO_AD_20 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_21,SW_PAD_CTL_PAD_GPIO_AD_21 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_22,SW_PAD_CTL_PAD_GPIO_AD_22 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_23,SW_PAD_CTL_PAD_GPIO_AD_23 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_24,SW_PAD_CTL_PAD_GPIO_AD_24 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3B4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_25,SW_PAD_CTL_PAD_GPIO_AD_25 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3B8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_26,SW_PAD_CTL_PAD_GPIO_AD_26 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3BC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_27,SW_PAD_CTL_PAD_GPIO_AD_27 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_28,SW_PAD_CTL_PAD_GPIO_AD_28 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_29,SW_PAD_CTL_PAD_GPIO_AD_29 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_30,SW_PAD_CTL_PAD_GPIO_AD_30 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_31,SW_PAD_CTL_PAD_GPIO_AD_31 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_32,SW_PAD_CTL_PAD_GPIO_AD_32 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_33,SW_PAD_CTL_PAD_GPIO_AD_33 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3D8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_34,SW_PAD_CTL_PAD_GPIO_AD_34 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3DC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_AD_35,SW_PAD_CTL_PAD_GPIO_AD_35 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3E0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B1_00,SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3E4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B1_01,SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3E8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B1_02,SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3EC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B1_03,SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3F0++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B1_04,SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3F4++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B1_05,SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3F8++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_00,SW_PAD_CTL_PAD_GPIO_SD_B2_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x3FC++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_01,SW_PAD_CTL_PAD_GPIO_SD_B2_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_02,SW_PAD_CTL_PAD_GPIO_SD_B2_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_03,SW_PAD_CTL_PAD_GPIO_SD_B2_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_04,SW_PAD_CTL_PAD_GPIO_SD_B2_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_05,SW_PAD_CTL_PAD_GPIO_SD_B2_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_06,SW_PAD_CTL_PAD_GPIO_SD_B2_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_07,SW_PAD_CTL_PAD_GPIO_SD_B2_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_08,SW_PAD_CTL_PAD_GPIO_SD_B2_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_09,SW_PAD_CTL_PAD_GPIO_SD_B2_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_10,SW_PAD_CTL_PAD_GPIO_SD_B2_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SD_B2_11,SW_PAD_CTL_PAD_GPIO_SD_B2_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_00,SW_PAD_CTL_PAD_GPIO_DISP_B1_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_01,SW_PAD_CTL_PAD_GPIO_DISP_B1_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_02,SW_PAD_CTL_PAD_GPIO_DISP_B1_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_03,SW_PAD_CTL_PAD_GPIO_DISP_B1_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_04,SW_PAD_CTL_PAD_GPIO_DISP_B1_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_05,SW_PAD_CTL_PAD_GPIO_DISP_B1_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_06,SW_PAD_CTL_PAD_GPIO_DISP_B1_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_07,SW_PAD_CTL_PAD_GPIO_DISP_B1_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_08,SW_PAD_CTL_PAD_GPIO_DISP_B1_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_09,SW_PAD_CTL_PAD_GPIO_DISP_B1_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_10,SW_PAD_CTL_PAD_GPIO_DISP_B1_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B1_11,SW_PAD_CTL_PAD_GPIO_DISP_B1_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 2.--3. "PULL,Pull Down Pull Up Field" "0: PULL_0_Forbidden,1: Internal pullup resistor enabled,2: Internal pulldown resistor enabled,3: PULL_3_No_Pull"
|
|
newline
|
|
bitfld.long 0x00 1. "PDRV,PDRV Field" "0: high drive strength,1: normal drive strength"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_00,SW_PAD_CTL_PAD_GPIO_DISP_B2_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_01,SW_PAD_CTL_PAD_GPIO_DISP_B2_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_02,SW_PAD_CTL_PAD_GPIO_DISP_B2_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_03,SW_PAD_CTL_PAD_GPIO_DISP_B2_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_04,SW_PAD_CTL_PAD_GPIO_DISP_B2_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_05,SW_PAD_CTL_PAD_GPIO_DISP_B2_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_06,SW_PAD_CTL_PAD_GPIO_DISP_B2_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_07,SW_PAD_CTL_PAD_GPIO_DISP_B2_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x478++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_08,SW_PAD_CTL_PAD_GPIO_DISP_B2_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x47C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_09,SW_PAD_CTL_PAD_GPIO_DISP_B2_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x480++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_10,SW_PAD_CTL_PAD_GPIO_DISP_B2_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x484++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_11,SW_PAD_CTL_PAD_GPIO_DISP_B2_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x488++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_12,SW_PAD_CTL_PAD_GPIO_DISP_B2_12 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x48C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_13,SW_PAD_CTL_PAD_GPIO_DISP_B2_13 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x490++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_14,SW_PAD_CTL_PAD_GPIO_DISP_B2_14 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x494++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_DISP_B2_15,SW_PAD_CTL_PAD_GPIO_DISP_B2_15 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ODE,Open Drain Field" "0: ODE_0_Disabled,1: ODE_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Pull_Disable__Highz,1: PUE_1_Pull_Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: normal drive strength,1: high drive strength"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x498++0x03
|
|
line.long 0x00 "FLEXCAN1_RX_SELECT_INPUT,FLEXCAN1_RX_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x49C++0x03
|
|
line.long 0x00 "FLEXCAN2_RX_SELECT_INPUT,FLEXCAN2_RX_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4A0++0x03
|
|
line.long 0x00 "CCM_ENET_QOS_REF_CLK_SELECT_INPUT,CCM_ENET_QOS_REF_CLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4A4++0x03
|
|
line.long 0x00 "CCM_ENET_QOS_TX_CLK_SELECT_INPUT,CCM_ENET_QOS_TX_CLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4A8++0x03
|
|
line.long 0x00 "ENET_IPG_CLK_RMII_SELECT_INPUT,ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4AC++0x03
|
|
line.long 0x00 "ENET_MAC0_MDIO_SELECT_INPUT,ENET_MAC0_MDIO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4B0++0x03
|
|
line.long 0x00 "ENET_MAC0_RXDATA_SELECT_INPUT_0,ENET_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4B4++0x03
|
|
line.long 0x00 "ENET_MAC0_RXDATA_SELECT_INPUT_1,ENET_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4B8++0x03
|
|
line.long 0x00 "ENET_MAC0_RXEN_SELECT_INPUT,ENET_MAC0_RXEN_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4BC++0x03
|
|
line.long 0x00 "ENET_MAC0_RXERR_SELECT_INPUT,ENET_MAC0_RXERR_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4C0++0x03
|
|
line.long 0x00 "ENET_MAC0_TXCLK_SELECT_INPUT,ENET_MAC0_TXCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4C4++0x03
|
|
line.long 0x00 "ENET_1G_IPG_CLK_RMII_SELECT_INPUT,ENET_1G_IPG_CLK_RMII_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,3: Selecting Pad"
|
|
group.long 0x4C8++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_MDIO_SELECT_INPUT,ENET_1G_MAC0_MDIO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,3: Selecting Pad"
|
|
group.long 0x4CC++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXCLK_SELECT_INPUT,ENET_1G_MAC0_RXCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4D0++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXDATA_0_SELECT_INPUT,ENET_1G_MAC0_RXDATA_0_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4D4++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXDATA_1_SELECT_INPUT,ENET_1G_MAC0_RXDATA_1_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4D8++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXDATA_2_SELECT_INPUT,ENET_1G_MAC0_RXDATA_2_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4DC++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXDATA_3_SELECT_INPUT,ENET_1G_MAC0_RXDATA_3_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4E0++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXEN_SELECT_INPUT,ENET_1G_MAC0_RXEN_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4E4++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_RXERR_SELECT_INPUT,ENET_1G_MAC0_RXERR_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4E8++0x03
|
|
line.long 0x00 "ENET_1G_MAC0_TXCLK_SELECT_INPUT,ENET_1G_MAC0_TXCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x4EC++0x03
|
|
line.long 0x00 "ENET_QOS_GMII_MDI_I_SELECT_INPUT,ENET_QOS_GMII_MDI_I_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4F0++0x03
|
|
line.long 0x00 "ENET_QOS_PHY_RXD_I_SELECT_INPUT_0,ENET_QOS_PHY_RXD_I_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4F4++0x03
|
|
line.long 0x00 "ENET_QOS_PHY_RXD_I_SELECT_INPUT_1,ENET_QOS_PHY_RXD_I_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4F8++0x03
|
|
line.long 0x00 "ENET_QOS_PHY_RXDV_I_SELECT_INPUT,ENET_QOS_PHY_RXDV_I_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x4FC++0x03
|
|
line.long 0x00 "ENET_QOS_PHY_RXER_I_SELECT_INPUT,ENET_QOS_PHY_RXER_I_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x500++0x03
|
|
line.long 0x00 "FLEXPWM1_PWMA_SELECT_INPUT_0,FLEXPWM1_PWMA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x504++0x03
|
|
line.long 0x00 "FLEXPWM1_PWMA_SELECT_INPUT_1,FLEXPWM1_PWMA_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x508++0x03
|
|
line.long 0x00 "FLEXPWM1_PWMA_SELECT_INPUT_2,FLEXPWM1_PWMA_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x50C++0x03
|
|
line.long 0x00 "FLEXPWM1_PWMB_SELECT_INPUT_0,FLEXPWM1_PWMB_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x510++0x03
|
|
line.long 0x00 "FLEXPWM1_PWMB_SELECT_INPUT_1,FLEXPWM1_PWMB_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x514++0x03
|
|
line.long 0x00 "FLEXPWM1_PWMB_SELECT_INPUT_2,FLEXPWM1_PWMB_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x518++0x03
|
|
line.long 0x00 "FLEXPWM2_PWMA_SELECT_INPUT_0,FLEXPWM2_PWMA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x51C++0x03
|
|
line.long 0x00 "FLEXPWM2_PWMA_SELECT_INPUT_1,FLEXPWM2_PWMA_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x520++0x03
|
|
line.long 0x00 "FLEXPWM2_PWMA_SELECT_INPUT_2,FLEXPWM2_PWMA_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x524++0x03
|
|
line.long 0x00 "FLEXPWM2_PWMB_SELECT_INPUT_0,FLEXPWM2_PWMB_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x528++0x03
|
|
line.long 0x00 "FLEXPWM2_PWMB_SELECT_INPUT_1,FLEXPWM2_PWMB_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x52C++0x03
|
|
line.long 0x00 "FLEXPWM2_PWMB_SELECT_INPUT_2,FLEXPWM2_PWMB_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x530++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMA_SELECT_INPUT_0,FLEXPWM3_PWMA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x534++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMA_SELECT_INPUT_1,FLEXPWM3_PWMA_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x538++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMA_SELECT_INPUT_2,FLEXPWM3_PWMA_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x53C++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMA_SELECT_INPUT_3,FLEXPWM3_PWMA_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x540++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMB_SELECT_INPUT_0,FLEXPWM3_PWMB_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x544++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMB_SELECT_INPUT_1,FLEXPWM3_PWMB_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x548++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMB_SELECT_INPUT_2,FLEXPWM3_PWMB_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x54C++0x03
|
|
line.long 0x00 "FLEXPWM3_PWMB_SELECT_INPUT_3,FLEXPWM3_PWMB_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x550++0x03
|
|
line.long 0x00 "FLEXSPI1_I_DQS_FA_SELECT_INPUT,FLEXSPI1_I_DQS_FA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x554++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FA_SELECT_INPUT_0,FLEXSPI1_I_IO_FA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x558++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FA_SELECT_INPUT_1,FLEXSPI1_I_IO_FA_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x55C++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FA_SELECT_INPUT_2,FLEXSPI1_I_IO_FA_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x560++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FA_SELECT_INPUT_3,FLEXSPI1_I_IO_FA_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x564++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FB_SELECT_INPUT_0,FLEXSPI1_I_IO_FB_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x568++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FB_SELECT_INPUT_1,FLEXSPI1_I_IO_FB_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x56C++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FB_SELECT_INPUT_2,FLEXSPI1_I_IO_FB_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x570++0x03
|
|
line.long 0x00 "FLEXSPI1_I_IO_FB_SELECT_INPUT_3,FLEXSPI1_I_IO_FB_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x574++0x03
|
|
line.long 0x00 "FLEXSPI1_I_SCK_FA_SELECT_INPUT,FLEXSPI1_I_SCK_FA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x578++0x03
|
|
line.long 0x00 "FLEXSPI1_I_SCK_FB_SELECT_INPUT,FLEXSPI1_I_SCK_FB_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x57C++0x03
|
|
line.long 0x00 "FLEXSPI2_I_IO_FA_SELECT_INPUT_0,FLEXSPI2_I_IO_FA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x580++0x03
|
|
line.long 0x00 "FLEXSPI2_I_IO_FA_SELECT_INPUT_1,FLEXSPI2_I_IO_FA_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x584++0x03
|
|
line.long 0x00 "FLEXSPI2_I_IO_FA_SELECT_INPUT_2,FLEXSPI2_I_IO_FA_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x588++0x03
|
|
line.long 0x00 "FLEXSPI2_I_IO_FA_SELECT_INPUT_3,FLEXSPI2_I_IO_FA_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x58C++0x03
|
|
line.long 0x00 "FLEXSPI2_I_SCK_FA_SELECT_INPUT,FLEXSPI2_I_SCK_FA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x590++0x03
|
|
line.long 0x00 "GPT3_CAPIN1_SELECT_INPUT,GPT3_CAPIN1_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x594++0x03
|
|
line.long 0x00 "GPT3_CAPIN2_SELECT_INPUT,GPT3_CAPIN2_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x598++0x03
|
|
line.long 0x00 "GPT3_CLKIN_SELECT_INPUT,GPT3_CLKIN_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x59C++0x03
|
|
line.long 0x00 "KPP_COL_SELECT_INPUT_6,KPP_COL_SELECT_INPUT_6 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5A0++0x03
|
|
line.long 0x00 "KPP_COL_SELECT_INPUT_7,KPP_COL_SELECT_INPUT_7 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5A4++0x03
|
|
line.long 0x00 "KPP_ROW_SELECT_INPUT_6,KPP_ROW_SELECT_INPUT_6 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5A8++0x03
|
|
line.long 0x00 "KPP_ROW_SELECT_INPUT_7,KPP_ROW_SELECT_INPUT_7 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5AC++0x03
|
|
line.long 0x00 "LPI2C1_LPI2C_SCL_SELECT_INPUT,LPI2C1_LPI2C_SCL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5B0++0x03
|
|
line.long 0x00 "LPI2C1_LPI2C_SDA_SELECT_INPUT,LPI2C1_LPI2C_SDA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5B4++0x03
|
|
line.long 0x00 "LPI2C2_LPI2C_SCL_SELECT_INPUT,LPI2C2_LPI2C_SCL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5B8++0x03
|
|
line.long 0x00 "LPI2C2_LPI2C_SDA_SELECT_INPUT,LPI2C2_LPI2C_SDA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5BC++0x03
|
|
line.long 0x00 "LPI2C3_LPI2C_SCL_SELECT_INPUT,LPI2C3_LPI2C_SCL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5C0++0x03
|
|
line.long 0x00 "LPI2C3_LPI2C_SDA_SELECT_INPUT,LPI2C3_LPI2C_SDA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5C4++0x03
|
|
line.long 0x00 "LPI2C4_LPI2C_SCL_SELECT_INPUT,LPI2C4_LPI2C_SCL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5C8++0x03
|
|
line.long 0x00 "LPI2C4_LPI2C_SDA_SELECT_INPUT,LPI2C4_LPI2C_SDA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5CC++0x03
|
|
line.long 0x00 "LPSPI1_LPSPI_PCS_SELECT_INPUT_0,LPSPI1_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5D0++0x03
|
|
line.long 0x00 "LPSPI1_LPSPI_SCK_SELECT_INPUT,LPSPI1_LPSPI_SCK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5D4++0x03
|
|
line.long 0x00 "LPSPI1_LPSPI_SDI_SELECT_INPUT,LPSPI1_LPSPI_SDI_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5D8++0x03
|
|
line.long 0x00 "LPSPI1_LPSPI_SDO_SELECT_INPUT,LPSPI1_LPSPI_SDO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5DC++0x03
|
|
line.long 0x00 "LPSPI2_LPSPI_PCS_SELECT_INPUT_0,LPSPI2_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5E0++0x03
|
|
line.long 0x00 "LPSPI2_LPSPI_PCS_SELECT_INPUT_1,LPSPI2_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5E4++0x03
|
|
line.long 0x00 "LPSPI2_LPSPI_SCK_SELECT_INPUT,LPSPI2_LPSPI_SCK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5E8++0x03
|
|
line.long 0x00 "LPSPI2_LPSPI_SDI_SELECT_INPUT,LPSPI2_LPSPI_SDI_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5EC++0x03
|
|
line.long 0x00 "LPSPI2_LPSPI_SDO_SELECT_INPUT,LPSPI2_LPSPI_SDO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5F0++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_PCS_SELECT_INPUT_0,LPSPI3_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5F4++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_PCS_SELECT_INPUT_1,LPSPI3_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5F8++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_PCS_SELECT_INPUT_2,LPSPI3_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x5FC++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_PCS_SELECT_INPUT_3,LPSPI3_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x600++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_SCK_SELECT_INPUT,LPSPI3_LPSPI_SCK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x604++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_SDI_SELECT_INPUT,LPSPI3_LPSPI_SDI_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x608++0x03
|
|
line.long 0x00 "LPSPI3_LPSPI_SDO_SELECT_INPUT,LPSPI3_LPSPI_SDO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x60C++0x03
|
|
line.long 0x00 "LPSPI4_LPSPI_PCS_SELECT_INPUT_0,LPSPI4_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "LPSPI4_LPSPI_SCK_SELECT_INPUT,LPSPI4_LPSPI_SCK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x614++0x03
|
|
line.long 0x00 "LPSPI4_LPSPI_SDI_SELECT_INPUT,LPSPI4_LPSPI_SDI_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x618++0x03
|
|
line.long 0x00 "LPSPI4_LPSPI_SDO_SELECT_INPUT,LPSPI4_LPSPI_SDO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x61C++0x03
|
|
line.long 0x00 "LPUART1_LPUART_RXD_SELECT_INPUT,LPUART1_LPUART_RXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "LPUART1_LPUART_TXD_SELECT_INPUT,LPUART1_LPUART_TXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x624++0x03
|
|
line.long 0x00 "LPUART10_LPUART_RXD_SELECT_INPUT,LPUART10_LPUART_RXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x628++0x03
|
|
line.long 0x00 "LPUART10_LPUART_TXD_SELECT_INPUT,LPUART10_LPUART_TXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x62C++0x03
|
|
line.long 0x00 "LPUART7_LPUART_RXD_SELECT_INPUT,LPUART7_LPUART_RXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x630++0x03
|
|
line.long 0x00 "LPUART7_LPUART_TXD_SELECT_INPUT,LPUART7_LPUART_TXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x634++0x03
|
|
line.long 0x00 "LPUART8_LPUART_RXD_SELECT_INPUT,LPUART8_LPUART_RXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x638++0x03
|
|
line.long 0x00 "LPUART8_LPUART_TXD_SELECT_INPUT,LPUART8_LPUART_TXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x63C++0x03
|
|
line.long 0x00 "QTIMER1_TMR0_INPUT_SELECT_INPUT,QTIMER1_TMR0_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x640++0x03
|
|
line.long 0x00 "QTIMER1_TMR1_INPUT_SELECT_INPUT,QTIMER1_TMR1_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x644++0x03
|
|
line.long 0x00 "QTIMER1_TMR2_INPUT_SELECT_INPUT,QTIMER1_TMR2_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x648++0x03
|
|
line.long 0x00 "QTIMER2_TMR0_INPUT_SELECT_INPUT,QTIMER2_TMR0_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x64C++0x03
|
|
line.long 0x00 "QTIMER2_TMR1_INPUT_SELECT_INPUT,QTIMER2_TMR1_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x650++0x03
|
|
line.long 0x00 "QTIMER2_TMR2_INPUT_SELECT_INPUT,QTIMER2_TMR2_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x654++0x03
|
|
line.long 0x00 "QTIMER3_TMR0_INPUT_SELECT_INPUT,QTIMER3_TMR0_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x658++0x03
|
|
line.long 0x00 "QTIMER3_TMR1_INPUT_SELECT_INPUT,QTIMER3_TMR1_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x65C++0x03
|
|
line.long 0x00 "QTIMER3_TMR2_INPUT_SELECT_INPUT,QTIMER3_TMR2_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x660++0x03
|
|
line.long 0x00 "QTIMER4_TMR0_INPUT_SELECT_INPUT,QTIMER4_TMR0_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x664++0x03
|
|
line.long 0x00 "QTIMER4_TMR1_INPUT_SELECT_INPUT,QTIMER4_TMR1_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x668++0x03
|
|
line.long 0x00 "QTIMER4_TMR2_INPUT_SELECT_INPUT,QTIMER4_TMR2_INPUT_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x66C++0x03
|
|
line.long 0x00 "SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT,SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x670++0x03
|
|
line.long 0x00 "SAI1_SAI_RXBCLK_SELECT_INPUT,SAI1_SAI_RXBCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x674++0x03
|
|
line.long 0x00 "SAI1_SAI_RXDATA_SELECT_INPUT_0,SAI1_SAI_RXDATA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x678++0x03
|
|
line.long 0x00 "SAI1_SAI_RXSYNC_SELECT_INPUT,SAI1_SAI_RXSYNC_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x67C++0x03
|
|
line.long 0x00 "SAI1_SAI_TXBCLK_SELECT_INPUT,SAI1_SAI_TXBCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x680++0x03
|
|
line.long 0x00 "SAI1_SAI_TXSYNC_SELECT_INPUT,SAI1_SAI_TXSYNC_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x69C++0x03
|
|
line.long 0x00 "EMVSIM1_SIO_SELECT_INPUT,EMVSIM1_SIO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6A0++0x03
|
|
line.long 0x00 "EMVSIM1_IPP_SIMPD_SELECT_INPUT,EMVSIM1_IPP_SIMPD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6A4++0x03
|
|
line.long 0x00 "EMVSIM1_POWER_FAIL_SELECT_INPUT,EMVSIM1_POWER_FAIL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6A8++0x03
|
|
line.long 0x00 "EMVSIM2_SIO_SELECT_INPUT,EMVSIM2_SIO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6AC++0x03
|
|
line.long 0x00 "EMVSIM2_IPP_SIMPD_SELECT_INPUT,EMVSIM2_IPP_SIMPD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6B0++0x03
|
|
line.long 0x00 "EMVSIM2_POWER_FAIL_SELECT_INPUT,EMVSIM2_POWER_FAIL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6B4++0x03
|
|
line.long 0x00 "SPDIF_SPDIF_IN1_SELECT_INPUT,SPDIF_SPDIF_IN1_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x6B8++0x03
|
|
line.long 0x00 "USB_OTG2_OC_SELECT_INPUT,USB_OTG2_OC_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6BC++0x03
|
|
line.long 0x00 "USB_OTG_OC_SELECT_INPUT,USB_OTG_OC_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6C0++0x03
|
|
line.long 0x00 "USBPHY1_USB_ID_SELECT_INPUT,USBPHY1_USB_ID_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6C4++0x03
|
|
line.long 0x00 "USBPHY2_USB_ID_SELECT_INPUT,USBPHY2_USB_ID_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6C8++0x03
|
|
line.long 0x00 "USDHC1_IPP_CARD_DET_SELECT_INPUT,USDHC1_IPP_CARD_DET_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6CC++0x03
|
|
line.long 0x00 "USDHC1_IPP_WP_ON_SELECT_INPUT,USDHC1_IPP_WP_ON_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6D0++0x03
|
|
line.long 0x00 "USDHC2_IPP_CARD_DET_SELECT_INPUT,USDHC2_IPP_CARD_DET_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6D4++0x03
|
|
line.long 0x00 "USDHC2_IPP_WP_ON_SELECT_INPUT,USDHC2_IPP_WP_ON_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6D8++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_20,XBAR1_IN_SELECT_INPUT_20 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6DC++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_21,XBAR1_IN_SELECT_INPUT_21 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6E0++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_22,XBAR1_IN_SELECT_INPUT_22 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6E4++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_23,XBAR1_IN_SELECT_INPUT_23 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6E8++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_24,XBAR1_IN_SELECT_INPUT_24 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6EC++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_25,XBAR1_IN_SELECT_INPUT_25 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6F0++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_26,XBAR1_IN_SELECT_INPUT_26 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6F4++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_27,XBAR1_IN_SELECT_INPUT_27 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6F8++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_28,XBAR1_IN_SELECT_INPUT_28 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x6FC++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_29,XBAR1_IN_SELECT_INPUT_29 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x700++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_30,XBAR1_IN_SELECT_INPUT_30 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x704++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_31,XBAR1_IN_SELECT_INPUT_31 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x708++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_32,XBAR1_IN_SELECT_INPUT_32 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x70C++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_33,XBAR1_IN_SELECT_INPUT_33 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x710++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_34,XBAR1_IN_SELECT_INPUT_34 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x714++0x03
|
|
line.long 0x00 "XBAR1_IN_SELECT_INPUT_35,XBAR1_IN_SELECT_INPUT_35 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
tree.end
|
|
tree "IOMUXC_GPR (IOMUX Controller General Purpose Registers)"
|
|
base ad:0x400E4000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "GPR0,GPR0 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 8. "SAI1_MCLK_DIR,SAI1_MCLK signal direction control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "SAI1_MCLK3_SEL,SAI1 MCLK3 source select" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 3.--5. "SAI1_MCLK2_SEL,SAI1 MCLK2 source select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "SAI1_MCLK1_SEL,SAI1 MCLK1 source select" "0,1,2,3,4,5,6,7"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "GPR1,GPR1 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 8. "SAI2_MCLK_DIR,SAI2_MCLK signal direction control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "SAI2_MCLK3_SEL,SAI2 MCLK3 source select" "0,1,2,3"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "GPR2,GPR2 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 9. "SAI4_MCLK_DIR,SAI4_MCLK signal direction control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "SAI3_MCLK_DIR,SAI3_MCLK signal direction control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "SAI3_MCLK3_SEL,SAI3 MCLK3 source select" "0,1,2,3"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "GPR3,GPR3 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 10. "MQS_OVERSAMPLE,Medium Quality Sound (MQS) Oversample" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "MQS_EN,MQS enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "MQS_SW_RST,MQS software reset" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MQS_CLK_DIV,Divider ratio control for mclk from hmclk"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "GPR4,GPR4 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 3. "ENET_EVENT0IN_SEL,ENET ENET_1588_EVENT0_IN source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "ENET_TIME_SEL,ENET master timer source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ENET_REF_CLK_DIR,ENET_REF_CLK direction control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENET_TX_CLK_SEL,ENET TX_CLK select" "0,1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "GPR5,GPR5 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 4. "ENET1G_EVENT0IN_SEL,ENET1G ENET_1588_EVENT0_IN source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "ENET1G_TIME_SEL,ENET1G master timer source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "ENET1G_RGMII_EN,ENET1G RGMII TX clock output enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ENET1G_REF_CLK_DIR,ENET1G_REF_CLK direction control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENET1G_TX_CLK_SEL,ENET1G TX_CLK select" "0,1"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "GPR6,GPR6 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 7. "ENET_QOS_EVENT0IN_SEL,ENET_QOS ENET_1588_EVENT0_IN source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "ENET_QOS_CLKGEN_EN,ENET_QOS clock generator enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3.--5. "ENET_QOS_INTF_SEL,ENET_QOS PHY Interface Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 2. "ENET_QOS_TIME_SEL,ENET_QOS master timer source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ENET_QOS_RGMII_EN,ENET_QOS RGMII TX clock output enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENET_QOS_REF_CLK_DIR,ENET_QOS_REF_CLK direction control" "0,1"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "GPR7,GPR7 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "GINT,Global interrupt" "0,1"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "GPR8,GPR8 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "WDOG1_MASK,WDOG1 timeout mask for WDOG_ANY" "0,1"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "GPR9,GPR9 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "WDOG2_MASK,WDOG2 timeout mask for WDOG_ANY" "0,1"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "GPR10,GPR10 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "GPR11,GPR11 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "GPR12,GPR12 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 11. "QTIMER1_TRM3_INPUT_SEL,QTIMER1 TMR3 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "QTIMER1_TRM2_INPUT_SEL,QTIMER1 TMR2 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "QTIMER1_TRM1_INPUT_SEL,QTIMER1 TMR1 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "QTIMER1_TRM0_INPUT_SEL,QTIMER1 TMR0 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "QTIMER1_TMR_CNTS_FREEZE,QTIMER1 timer counter freeze" "0,1"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "GPR13,GPR13 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 11. "QTIMER2_TRM3_INPUT_SEL,QTIMER2 TMR3 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "QTIMER2_TRM2_INPUT_SEL,QTIMER2 TMR2 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "QTIMER2_TRM1_INPUT_SEL,QTIMER2 TMR1 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "QTIMER2_TRM0_INPUT_SEL,QTIMER2 TMR0 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "QTIMER2_TMR_CNTS_FREEZE,QTIMER2 timer counter freeze" "0,1"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "GPR14,GPR14 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 11. "QTIMER3_TRM3_INPUT_SEL,QTIMER3 TMR3 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "QTIMER3_TRM2_INPUT_SEL,QTIMER3 TMR2 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "QTIMER3_TRM1_INPUT_SEL,QTIMER3 TMR1 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "QTIMER3_TRM0_INPUT_SEL,QTIMER3 TMR0 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "QTIMER3_TMR_CNTS_FREEZE,QTIMER3 timer counter freeze" "0,1"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "GPR15,GPR15 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 11. "QTIMER4_TRM3_INPUT_SEL,QTIMER4 TMR3 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "QTIMER4_TRM2_INPUT_SEL,QTIMER4 TMR2 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "QTIMER4_TRM1_INPUT_SEL,QTIMER4 TMR1 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "QTIMER4_TRM0_INPUT_SEL,QTIMER4 TMR0 input select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "QTIMER4_TMR_CNTS_FREEZE,QTIMER4 timer counter freeze" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "GPR16,GPR16 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "M7_GPC_SLEEP_SEL,CM7 sleep request selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "CM7_FORCE_HCLK_EN,CM7 platform AHB clock enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "FLEXRAM_BANK_CFG_SEL,FlexRAM bank config source select" "0,1"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "GPR17,GPR17 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FLEXRAM_BANK_CFG_LOW,FlexRAM bank config value"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "GPR18,GPR18 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FLEXRAM_BANK_CFG_HIGH,FlexRAM bank config value"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "GPR20,GPR20 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 27. "IOMUXC_XBAR_DIR_SEL_31,IOMUXC XBAR_INOUT31 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "IOMUXC_XBAR_DIR_SEL_30,IOMUXC XBAR_INOUT30 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "IOMUXC_XBAR_DIR_SEL_29,IOMUXC XBAR_INOUT29 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "IOMUXC_XBAR_DIR_SEL_28,IOMUXC XBAR_INOUT28 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "IOMUXC_XBAR_DIR_SEL_27,IOMUXC XBAR_INOUT27 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "IOMUXC_XBAR_DIR_SEL_26,IOMUXC XBAR_INOUT26 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "IOMUXC_XBAR_DIR_SEL_25,IOMUXC XBAR_INOUT25 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "IOMUXC_XBAR_DIR_SEL_24,IOMUXC XBAR_INOUT24 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "IOMUXC_XBAR_DIR_SEL_23,IOMUXC XBAR_INOUT23 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "IOMUXC_XBAR_DIR_SEL_22,IOMUXC XBAR_INOUT22 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "IOMUXC_XBAR_DIR_SEL_21,IOMUXC XBAR_INOUT21 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "IOMUXC_XBAR_DIR_SEL_20,IOMUXC XBAR_INOUT20 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "IOMUXC_XBAR_DIR_SEL_19,IOMUXC XBAR_INOUT19 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "IOMUXC_XBAR_DIR_SEL_18,IOMUXC XBAR_INOUT18 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "IOMUXC_XBAR_DIR_SEL_17,IOMUXC XBAR_INOUT17 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "IOMUXC_XBAR_DIR_SEL_16,IOMUXC XBAR_INOUT16 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "IOMUXC_XBAR_DIR_SEL_15,IOMUXC XBAR_INOUT15 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "IOMUXC_XBAR_DIR_SEL_14,IOMUXC XBAR_INOUT14 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "IOMUXC_XBAR_DIR_SEL_13,IOMUXC XBAR_INOUT13 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "IOMUXC_XBAR_DIR_SEL_12,IOMUXC XBAR_INOUT12 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "IOMUXC_XBAR_DIR_SEL_11,IOMUXC XBAR_INOUT11 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "IOMUXC_XBAR_DIR_SEL_10,IOMUXC XBAR_INOUT10 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "IOMUXC_XBAR_DIR_SEL_9,IOMUXC XBAR_INOUT9 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "IOMUXC_XBAR_DIR_SEL_8,IOMUXC XBAR_INOUT8 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "IOMUXC_XBAR_DIR_SEL_7,IOMUXC XBAR_INOUT7 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "IOMUXC_XBAR_DIR_SEL_6,IOMUXC XBAR_INOUT6 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "IOMUXC_XBAR_DIR_SEL_5,IOMUXC XBAR_INOUT5 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "IOMUXC_XBAR_DIR_SEL_4,IOMUXC XBAR_INOUT4 function direction select" "0,1"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "GPR21,GPR21 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 10. "IOMUXC_XBAR_DIR_SEL_42,IOMUXC XBAR_INOUT42 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "IOMUXC_XBAR_DIR_SEL_41,IOMUXC XBAR_INOUT41 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "IOMUXC_XBAR_DIR_SEL_40,IOMUXC XBAR_INOUT40 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "IOMUXC_XBAR_DIR_SEL_39,IOMUXC XBAR_INOUT39 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "IOMUXC_XBAR_DIR_SEL_38,IOMUXC XBAR_INOUT38 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "IOMUXC_XBAR_DIR_SEL_37,IOMUXC XBAR_INOUT37 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "IOMUXC_XBAR_DIR_SEL_36,IOMUXC XBAR_INOUT36 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "IOMUXC_XBAR_DIR_SEL_35,IOMUXC XBAR_INOUT35 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "IOMUXC_XBAR_DIR_SEL_34,IOMUXC XBAR_INOUT34 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "IOMUXC_XBAR_DIR_SEL_33,IOMUXC XBAR_INOUT33 function direction select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "IOMUXC_XBAR_DIR_SEL_32,IOMUXC XBAR_INOUT32 function direction select" "0,1"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "GPR22,GPR22 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "REF_1M_CLK_GPT1,GPT1 1 MHz clock source select" "0,1"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "GPR23,GPR23 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 2. "GPT2_CAPIN2_SEL,GPT2 input capture channel 2 source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPT2_CAPIN1_SEL,GPT2 input capture channel 1 source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "REF_1M_CLK_GPT2,GPT2 1 MHz clock source select" "0,1"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "GPR24,GPR24 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 1. "GPT3_CAPIN1_SEL,GPT3 input capture channel 1 source select" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "REF_1M_CLK_GPT3,GPT3 1 MHz clock source select" "0,1"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "GPR25,GPR25 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "REF_1M_CLK_GPT4,GPT4 1 MHz clock source select" "0,1"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "GPR26,GPR26 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "REF_1M_CLK_GPT5,GPT5 1 MHz clock source select" "0,1"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "GPR27,GPR27 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "REF_1M_CLK_GPT6,GPT6 1 MHz clock source select" "0,1"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "GPR28,GPR28 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 13. "CACHE_USB,USB block cacheable attribute value of AXI transactions" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "CACHE_ENET,ENET block cacheable attribute value of AXI transactions" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CACHE_ENET1G,no description available" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "AWCACHE_USDHC,uSDHC block cacheable attribute value of AXI write transactions" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ARCACHE_USDHC,uSDHC block cacheable attribute value of AXI read transactions" "0,1"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "GPR29,GPR29 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "USBPHY1_IPG_CLK_ACTIVE,USBPHY1 register access clock enable" "0,1"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "GPR30,GPR30 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "USBPHY2_IPG_CLK_ACTIVE,USBPHY2 register access clock enable" "0,1"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "GPR31,GPR31 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 2. "OCRAM_M7_CLK_GATING,OCRAM M7 clock gating enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "RMW2_WAIT_BVALID_CPL,OCRAM M7 RMW wait enable" "0,1"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "GPR32,GPR32 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "RMW1_WAIT_BVALID_CPL,OCRAM1 RMW wait enable" "0,1"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "GPR33,GPR33 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "RMW2_WAIT_BVALID_CPL,OCRAM2 RMW wait enable" "0,1"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "GPR34,GPR34 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 1. "FLEXSPI1_OTFAD_EN,FlexSPI1 OTFAD enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "XECC_FLEXSPI1_WAIT_BVALID_CPL,XECC_FLEXSPI1 RMW wait enable" "0,1"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "GPR35,GPR35 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 1. "FLEXSPI2_OTFAD_EN,FlexSPI2 OTFAD enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "XECC_FLEXSPI2_WAIT_BVALID_CPL,XECC_FLEXSPI2 RMW wait enable" "0,1"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "GPR36,GPR36 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "XECC_SEMC_WAIT_BVALID_CPL,XECC_SEMC RMW wait enable" "0,1"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "GPR37,GPR37 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 6. "M4_DBG_ACK_MASK,CM4 debug halt mask" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "M7_DBG_ACK_MASK,CM7 debug halt mask" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "EXC_MON,Exclusive monitor response select of illegal command" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "DBG_EN,ARM invasive debug enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "NIDEN,ARM non-secure (non-invasive) debug enable" "0,1"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "GPR38,GPR38 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "GPR39,GPR39 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "GPR40,GPR40 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "GPIO_MUX2_GPIO_SEL_LOW,GPIO2 and CM7_GPIO2 share same IO MUX function GPIO_MUX2 selects one GPIO function"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "GPR41,GPR41 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "GPIO_MUX2_GPIO_SEL_HIGH,GPIO2 and CM7_GPIO2 share same IO MUX function GPIO_MUX2 selects one GPIO function"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "GPR42,GPR42 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "GPIO_MUX3_GPIO_SEL_LOW,GPIO3 and CM7_GPIO3 share same IO MUX function GPIO_MUX3 selects one GPIO function"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "GPR43,GPR43 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "GPIO_MUX3_GPIO_SEL_HIGH,GPIO3 and CM7_GPIO3 share same IO MUX function GPIO_MUX3 selects one GPIO function"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "GPR44,GPR44 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "GPR45,GPR45 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "GPR46,GPR46 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "GPR47,GPR47 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "GPR48,GPR48 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "GPR49,GPR49 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "GPR50,GPR50 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "CAAM_IPS_MGR,CAAM manager processor identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "GPR51,GPR51 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 0. "M7_NMI_CLEAR,Clear CM7 NMI holding register" "0,1"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "GPR52,GPR52 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "GPR53,GPR53 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "GPR54,GPR54 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "GPR55,GPR55 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "GPR59,GPR59 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 12.--17. "MIPI_CSI_S_PRG_RXHS_SETTLE,Bits used to program T_HS_SETTLE" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "MIPI_CSI_RXLPRP,Programming bits that adjust the threshold voltage of LP-RX default setting 2'b01" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "MIPI_CSI_RXCDRP,Programming bits that adjust the threshold voltage of LP-CD default setting 2'b01" "0: 344mV,1: 325mV (Default),2: VAL10,3: Invalid"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "MIPI_CSI_RX_RCAL,MIPI CSI PHY on-chip termination control bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 5. "MIPI_CSI_RX_ENABLE,Assert to enable MIPI CSI Receive Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "MIPI_CSI_PD_RX,Power Down input for MIPI CSI PHY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "MIPI_CSI_DDRCLK_EN,When high enables received DDR clock on CLK_DRXHS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "MIPI_CSI_CONT_CLK_MODE,Enables the slave clock lane feature to maintain HS reception state during continuous clock mode operation despite line glitches" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "MIPI_CSI_SOFT_RST_N,MIPI CSI APB clock domain and User interface clock domain software reset bit" "0: Assert reset,1: De-assert reset"
|
|
newline
|
|
bitfld.long 0x00 0. "MIPI_CSI_AUTO_PD_EN,Powers down inactive lanes reported by CSI2X_CFG_NUM_LANES" "0,1"
|
|
group.long 0xF8++0x03
|
|
line.long 0x00 "GPR62,GPR62 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 19. "MIPI_DSI_ESC_SOFT_RESET_N,MIPI DSI Escape clock domain software reset bit" "0: Assert reset,1: De-assert reset"
|
|
newline
|
|
bitfld.long 0x00 18. "MIPI_DSI_DPI_SOFT_RESET_N,MIPI DSI Pixel clock domain software reset bit" "0: Assert reset,1: De-assert reset"
|
|
newline
|
|
bitfld.long 0x00 17. "MIPI_DSI_BYTE_SOFT_RESET_N,MIPI DSI Byte clock domain software reset bit" "0: Assert reset,1: De-assert reset"
|
|
newline
|
|
bitfld.long 0x00 16. "MIPI_DSI_PCLK_SOFT_RESET_N,MIPI DSI APB clock domain software reset bit" "0: Assert reset,1: De-assert reset"
|
|
newline
|
|
bitfld.long 0x00 11.--13. "MIPI_DSI_TX_ULPS_ENABLE,DSI transmit ULPS mode enable" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 9.--10. "MIPI_DSI_TX_RCAL,MIPI DSI PHY on-chip termination control bits" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "MIPI_DSI_D1_TM,MIPI DSI Data Lane 1 triming bits" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 3.--5. "MIPI_DSI_D0_TM,MIPI DSI Data Lane 0 triming bits" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "MIPI_DSI_CLK_TM,MIPI DSI Clock Lane triming bits" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0xFC++0x03
|
|
line.long 0x00 "GPR63,GPR63 General Purpose Register"
|
|
bitfld.long 0x00 0.--2. "MIPI_DSI_TX_ULPS_ACTIVE,DSI transmit ULPS mode active flag" "0,1,2,3,4,5,6,7"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "GPR64,GPR64 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
rbitfld.long 0x00 21.--24. "GPIO_DISP1_NASRC,GPIO_DISP_B1 IO bank compensation codes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20. "GPIO_DISP1_COMPOK,GPIO_DISP_B1 IO bank compensation OK flag" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "GPIO_DISP1_SUPLYDET_LATCH,GPIO_DISP_B1 IO bank power supply mode latch enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "GPIO_DISP1_REFGEN_SLEEP,GPIO_DISP_B1 IO bank reference voltage generator cell sleep enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "GPIO_DISP1_SELECT_NASRC,GPIO_DISP1_NASRC selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "GPIO_DISP1_RASRCN,GPIO_DISP_B1 IO bank's 4-bit NMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "GPIO_DISP1_RASRCP,GPIO_DISP_B1 IO bank's 4-bit PMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "GPIO_DISP1_FASTFRZ_EN,Compensation code fast freeze" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_DISP1_COMPEN,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPIO_DISP1_COMPTQ,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "GPIO_DISP1_FREEZE,Compensation code freeze" "0,1"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "GPR65,GPR65 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
rbitfld.long 0x00 21.--24. "GPIO_EMC1_NASRC,GPIO_EMC_B1 IO bank compensation codes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20. "GPIO_EMC1_COMPOK,GPIO_EMC_B1 IO bank compensation OK flag" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "GPIO_EMC1_SUPLYDET_LATCH,GPIO_EMC_B1 IO bank power supply mode latch enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "GPIO_EMC1_REFGEN_SLEEP,GPIO_EMC_B1 IO bank reference voltage generator cell sleep enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "GPIO_EMC1_SELECT_NASRC,GPIO_EMC1_NASRC selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "GPIO_EMC1_RASRCN,GPIO_EMC_B1 IO bank's 4-bit NMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "GPIO_EMC1_RASRCP,GPIO_EMC_B1 IO bank's 4-bit PMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "GPIO_EMC1_FASTFRZ_EN,Compensation code fast freeze" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_EMC1_COMPEN,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPIO_EMC1_COMPTQ,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "GPIO_EMC1_FREEZE,Compensation code freeze" "0,1"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "GPR66,GPR66 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
rbitfld.long 0x00 21.--24. "GPIO_EMC2_NASRC,GPIO_EMC_B2 IO bank compensation codes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20. "GPIO_EMC2_COMPOK,GPIO_EMC_B2 IO bank compensation OK flag" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "GPIO_EMC2_SUPLYDET_LATCH,GPIO_EMC_B2 IO bank power supply mode latch enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "GPIO_EMC2_REFGEN_SLEEP,GPIO_EMC_B2 IO bank reference voltage generator cell sleep enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "GPIO_EMC2_SELECT_NASRC,GPIO_EMC2_NASRC selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "GPIO_EMC2_RASRCN,GPIO_EMC_B2 IO bank's 4-bit NMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "GPIO_EMC2_RASRCP,GPIO_EMC_B2 IO bank's 4-bit PMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "GPIO_EMC2_FASTFRZ_EN,Compensation code fast freeze" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_EMC2_COMPEN,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPIO_EMC2_COMPTQ,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "GPIO_EMC2_FREEZE,Compensation code freeze" "0,1"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "GPR67,GPR67 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
rbitfld.long 0x00 21.--24. "GPIO_SD1_NASRC,GPIO_SD_B1 IO bank compensation codes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20. "GPIO_SD1_COMPOK,GPIO_SD_B1 IO bank compensation OK flag" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "GPIO_SD1_SUPLYDET_LATCH,GPIO_SD_B1 IO bank power supply mode latch enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "GPIO_SD1_REFGEN_SLEEP,GPIO_SD_B1 IO bank reference voltage generator cell sleep enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "GPIO_SD1_SELECT_NASRC,GPIO_SD1_NASRC selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "GPIO_SD1_RASRCN,GPIO_SD_B1 IO bank's 4-bit NMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "GPIO_SD1_RASRCP,GPIO_SD_B1 IO bank's 4-bit PMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "GPIO_SD1_FASTFRZ_EN,Compensation code fast freeze" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_SD1_COMPEN,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPIO_SD1_COMPTQ,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "GPIO_SD1_FREEZE,Compensation code freeze" "0,1"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "GPR68,GPR68 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
rbitfld.long 0x00 21.--24. "GPIO_SD2_NASRC,GPIO_SD_B2 IO bank compensation codes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20. "GPIO_SD2_COMPOK,GPIO_SD_B2 IO bank compensation OK flag" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "GPIO_SD2_SUPLYDET_LATCH,GPIO_SD_B2 IO bank power supply mode latch enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "GPIO_SD2_REFGEN_SLEEP,GPIO_SD_B2 IO bank reference voltage generator cell sleep enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "GPIO_SD2_SELECT_NASRC,GPIO_SD2_NASRC selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "GPIO_SD2_RASRCN,GPIO_SD_B2 IO bank's 4-bit NMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "GPIO_SD2_RASRCP,GPIO_SD_B2 IO bank's 4-bit PMOS compensation codes from core" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "GPIO_SD2_FASTFRZ_EN,Compensation code fast freeze" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_SD2_COMPEN,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPIO_SD2_COMPTQ,COMPEN and COMPTQ control the operating modes of the compensation cell" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "GPIO_SD2_FREEZE,Compensation code freeze" "0,1"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "GPR69,GPR69 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 13. "SUPLYDET_SD2_SLEEP,GPIO_SD_B2 IO bank supply voltage detector sleep mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "SUPLYDET_SD1_SLEEP,GPIO_SD_B1 IO bank supply voltage detector sleep mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "SUPLYDET_EMC2_SLEEP,GPIO_EMC_B2 IO bank supply voltage detector sleep mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "SUPLYDET_EMC1_SLEEP,GPIO_EMC_B1 IO bank supply voltage detector sleep mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SUPLYDET_DISP1_SLEEP,GPIO_DISP_B1 IO bank supply voltage detector sleep mode enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "GPIO_AD1_LOW_RANGE,GPIO_LPSR IO bank supply voltage range selection for GPIO_AD_18 to GPIO_AD_35" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "GPIO_AD1_HIGH_RANGE,GPIO_LPSR IO bank supply voltage range selection for GPIO_AD_18 to GPIO_AD_35" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "GPIO_AD0_LOW_RANGE,GPIO_AD IO bank supply voltage range selection for GPIO_AD_00 to GPIO_AD_17" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "GPIO_AD0_HIGH_RANGE,GPIO_AD IO bank supply voltage range selection for GPIO_AD_00 to GPIO_AD_17" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_DISP2_LOW_RANGE,GPIO_DISP_B2 IO bank supply voltage range selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPIO_DISP2_HIGH_RANGE,GPIO_DISP_B2 IO bank supply voltage range selection" "0,1"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "GPR70,GPR70 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "FLEXSPI2_STOP_REQ,FLEXSPI2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "FLEXSPI2_IPG_DOZE,FLEXSPI2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "FLEXSPI1_STOP_REQ,FLEXSPI1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "FLEXSPI1_IPG_DOZE,FLEXSPI1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "FLEXIO2_IPG_DOZE,FLEXIO2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "FLEXIO1_IPG_DOZE,FLEXIO2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "ENET1G_STOP_REQ,ENET1G stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "ENET1G_IPG_DOZE,ENET1G doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "ENET_STOP_REQ,ENET stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "ENET_IPG_DOZE,ENET doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "EDMA_LPSR_STOP_REQ,EDMA_LPSR stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "EDMA_STOP_REQ,EDMA stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CAN3_STOP_REQ,CAN3 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "CAN3_IPG_DOZE,CAN3 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "CAN2_STOP_REQ,CAN2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "CAN2_IPG_DOZE,CAN2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "CAN1_STOP_REQ,CAN1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "CAN1_IPG_DOZE,CAN1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "CAAM_STOP_REQ,CAAM stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "CAAM_IPG_DOZE,CAN3 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "ADC2_IPG_STOP_MODE,ADC2 stop mode selection cannot change when ADC2_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 4. "ADC2_STOP_REQ,ADC2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "ADC2_IPG_DOZE,ADC2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "ADC1_IPG_STOP_MODE,ADC1 stop mode selection cannot change when ADC1_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 1. "ADC1_STOP_REQ,ADC1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ADC1_IPG_DOZE,ADC1 doze mode" "0,1"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "GPR71,GPR71 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "LPSPI1_IPG_STOP_MODE,LPSPI1 stop mode selection cannot change when LPSPI1_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 25. "LPSPI1_STOP_REQ,LPSPI1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "LPSPI1_IPG_DOZE,LPSPI1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LPI2C6_IPG_STOP_MODE,LPI2C6 stop mode selection cannot change when LPI2C6_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 22. "LPI2C6_STOP_REQ,LPI2C6 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LPI2C6_IPG_DOZE,LPI2C6 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "LPI2C5_IPG_STOP_MODE,LPI2C5 stop mode selection cannot change when LPI2C5_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 19. "LPI2C5_STOP_REQ,LPI2C5 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "LPI2C5_IPG_DOZE,LPI2C5 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LPI2C4_IPG_STOP_MODE,LPI2C4 stop mode selection cannot change when LPI2C4_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 16. "LPI2C4_STOP_REQ,LPI2C4 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "LPI2C4_IPG_DOZE,LPI2C4 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "LPI2C3_IPG_STOP_MODE,LPI2C3 stop mode selection cannot change when LPI2C3_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 13. "LPI2C3_STOP_REQ,LPI2C3 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LPI2C3_IPG_DOZE,LPI2C3 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "LPI2C2_IPG_STOP_MODE,LPI2C2 stop mode selection cannot change when LPI2C2_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 10. "LPI2C2_STOP_REQ,LPI2C2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "LPI2C2_IPG_DOZE,LPI2C2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "LPI2C1_IPG_STOP_MODE,LPI2C1 stop mode selection cannot change when LPI2C1_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 7. "LPI2C1_STOP_REQ,LPI2C1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "LPI2C1_IPG_DOZE,LPI2C1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "GPT6_IPG_DOZE,GPT6 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "GPT5_IPG_DOZE,GPT5 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "GPT4_IPG_DOZE,GPT4 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "GPT3_IPG_DOZE,GPT3 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "GPT2_IPG_DOZE,GPT2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "GPT1_IPG_DOZE,GPT1 doze mode" "0,1"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "GPR72,GPR72 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "LPUART4_IPG_STOP_MODE,LPUART4 stop mode selection cannot change when LPUART4_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 25. "LPUART4_STOP_REQ,LPUART4 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "LPUART4_IPG_DOZE,LPUART4 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LPUART3_IPG_STOP_MODE,LPUART3 stop mode selection cannot change when LPUART3_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 22. "LPUART3_STOP_REQ,LPUART3 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LPUART3_IPG_DOZE,LPUART3 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "LPUART2_IPG_STOP_MODE,LPUART2 stop mode selection cannot change when LPUART2_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 19. "LPUART2_STOP_REQ,LPUART2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "LPUART2_IPG_DOZE,LPUART2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LPUART1_IPG_STOP_MODE,LPUART1 stop mode selection cannot change when LPUART1_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 16. "LPUART1_STOP_REQ,LPUART1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "LPUART1_IPG_DOZE,LPUART1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "LPSPI6_IPG_STOP_MODE,LPSPI6 stop mode selection cannot change when LPSPI6_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 13. "LPSPI6_STOP_REQ,LPSPI6 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LPSPI6_IPG_DOZE,LPSPI6 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "LPSPI5_IPG_STOP_MODE,LPSPI5 stop mode selection cannot change when LPSPI5_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 10. "LPSPI5_STOP_REQ,LPSPI5 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "LPSPI5_IPG_DOZE,LPSPI5 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "LPSPI4_IPG_STOP_MODE,LPSPI4 stop mode selection cannot change when LPSPI4_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 7. "LPSPI4_STOP_REQ,LPSPI4 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "LPSPI4_IPG_DOZE,LPSPI4 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "LPSPI3_IPG_STOP_MODE,LPSPI3 stop mode selection cannot change when LPSPI3_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 4. "LPSPI3_STOP_REQ,LPSPI3 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "LPSPI3_IPG_DOZE,LPSPI3 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "LPSPI2_IPG_STOP_MODE,LPSPI2 stop mode selection cannot change when LPSPI2_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 1. "LPSPI2_STOP_REQ,LPSPI2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "LPSPI2_IPG_DOZE,LPSPI2 doze mode" "0,1"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "GPR73,GPR73 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "MIC_IPG_STOP_MODE,MIC stop mode selection cannot change when MIC_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 25. "MIC_STOP_REQ,MIC stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "MIC_IPG_DOZE,MIC doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LPUART12_IPG_STOP_MODE,LPUART12 stop mode selection cannot change when LPUART12_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 22. "LPUART12_STOP_REQ,LPUART12 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LPUART12_IPG_DOZE,LPUART12 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "LPUART11_IPG_STOP_MODE,LPUART11 stop mode selection cannot change when LPUART11_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 19. "LPUART11_STOP_REQ,LPUART11 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "LPUART11_IPG_DOZE,LPUART11 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LPUART10_IPG_STOP_MODE,LPUART10 stop mode selection cannot change when LPUART10_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 16. "LPUART10_STOP_REQ,LPUART10 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "LPUART10_IPG_DOZE,LPUART10 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "LPUART9_IPG_STOP_MODE,LPUART9 stop mode selection cannot change when LPUART9_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 13. "LPUART9_STOP_REQ,LPUART9 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LPUART9_IPG_DOZE,LPUART9 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "LPUART8_IPG_STOP_MODE,LPUART8 stop mode selection cannot change when LPUART8_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 10. "LPUART8_STOP_REQ,LPUART8 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "LPUART8_IPG_DOZE,LPUART8 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "LPUART7_IPG_STOP_MODE,LPUART7 stop mode selection cannot change when LPUART7_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 7. "LPUART7_STOP_REQ,LPUART7 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "LPUART7_IPG_DOZE,LPUART7 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "LPUART6_IPG_STOP_MODE,LPUART6 stop mode selection cannot change when LPUART6_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 4. "LPUART6_STOP_REQ,LPUART6 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "LPUART6_IPG_DOZE,LPUART6 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "LPUART5_IPG_STOP_MODE,LPUART5 stop mode selection cannot change when LPUART5_STOP_REQ is asserted" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 1. "LPUART5_STOP_REQ,LPUART5 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "LPUART5_IPG_DOZE,LPUART5 doze mode" "0,1"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "GPR74,GPR74 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 17. "FLEXIO2_STOP_REQ_PER,FLEXIO2 peripheral clock domain stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "FLEXIO2_STOP_REQ_BUS,FLEXIO2 bus clock domain stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "FLEXIO1_STOP_REQ_PER,FLEXIO1 peripheral clock domain stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "FLEXIO1_STOP_REQ_BUS,FLEXIO1 bus clock domain stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "SAI4_STOP_REQ,SAI4 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "SAI3_STOP_REQ,SAI3 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "SAI2_STOP_REQ,SAI2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "SAI1_STOP_REQ,SAI1 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "WDOG2_IPG_DOZE,WDOG2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "WDOG1_IPG_DOZE,WDOG1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "SNVS_HP_STOP_REQ,SNVS_HP stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "SNVS_HP_IPG_DOZE,SNVS_HP doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "SIM2_IPG_DOZE,SIM2 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "SIM1_IPG_DOZE,SIM1 doze mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "SEMC_STOP_REQ,SEMC stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PIT2_STOP_REQ,PIT2 stop request" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "PIT1_STOP_REQ,PIT1 stop request" "0,1"
|
|
rgroup.long 0x12C++0x03
|
|
line.long 0x00 "GPR75,GPR75 General Purpose Register"
|
|
bitfld.long 0x00 31. "LPUART8_STOP_ACK,LPUART8 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "LPUART7_STOP_ACK,LPUART7 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "LPUART6_STOP_ACK,LPUART6 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "LPUART5_STOP_ACK,LPUART5 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "LPUART4_STOP_ACK,LPUART4 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "LPUART3_STOP_ACK,LPUART3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "LPUART2_STOP_ACK,LPUART2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "LPUART1_STOP_ACK,LPUART1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LPSPI6_STOP_ACK,LPSPI6 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "LPSPI5_STOP_ACK,LPSPI5 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LPSPI4_STOP_ACK,LPSPI4 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "LPSPI3_STOP_ACK,LPSPI3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "LPSPI2_STOP_ACK,LPSPI2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "LPSPI1_STOP_ACK,LPSPI1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LPI2C6_STOP_ACK,LPI2C6 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "LPI2C5_STOP_ACK,LPI2C5 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "LPI2C4_STOP_ACK,LPI2C4 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "LPI2C3_STOP_ACK,LPI2C3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "LPI2C2_STOP_ACK,LPI2C2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LPI2C1_STOP_ACK,LPI2C1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "FLEXSPI2_STOP_ACK,FLEXSPI2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "FLEXSPI1_STOP_ACK,FLEXSPI1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "ENET1G_STOP_ACK,ENET1G stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "ENET_STOP_ACK,ENET stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "EDMA_LPSR_STOP_ACK,EDMA_LPSR stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "EDMA_STOP_ACK,EDMA stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CAN3_STOP_ACK,CAN3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "CAN2_STOP_ACK,CAN2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "CAN1_STOP_ACK,CAN1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "CAAM_STOP_ACK,CAAM stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ADC2_STOP_ACK,ADC2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ADC1_STOP_ACK,ADC1 stop acknowledge" "0,1"
|
|
rgroup.long 0x130++0x03
|
|
line.long 0x00 "GPR76,GPR76 General Purpose Register"
|
|
bitfld.long 0x00 16. "FLEXIO2_STOP_ACK_PER,FLEXIO2 stop acknowledge of peripheral clock domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "FLEXIO2_STOP_ACK_BUS,FLEXIO2 stop acknowledge of bus clock domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "FLEXIO1_STOP_ACK_PER,FLEXIO1 stop acknowledge of peripheral clock domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "FLEXIO1_STOP_ACK_BUS,FLEXIO1 stop acknowledge of bus clock domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "SAI4_STOP_ACK,SAI4 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "SAI3_STOP_ACK,SAI3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "SAI2_STOP_ACK,SAI2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SAI1_STOP_ACK,SAI1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "SNVS_HP_STOP_ACK,SNVS_HP stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "SEMC_STOP_ACK,SEMC stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "PIT2_STOP_ACK,PIT2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "PIT1_STOP_ACK,PIT1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "MIC_STOP_ACK,MIC stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "LPUART12_STOP_ACK,LPUART12 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "LPUART11_STOP_ACK,LPUART11 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "LPUART10_STOP_ACK,LPUART10 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "LPUART9_STOP_ACK,LPUART9 stop acknowledge" "0,1"
|
|
tree.end
|
|
tree "IOMUXC_LPSR (IOMUXC LPSR)"
|
|
base ad:0x40C08000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_00,SW_MUX_CTL_PAD_GPIO_LPSR_00 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_00"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,7: Select mux mode,?,?,10: Select mux mode,?..."
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_01,SW_MUX_CTL_PAD_GPIO_LPSR_01 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_01"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_02,SW_MUX_CTL_PAD_GPIO_LPSR_02 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_02"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_03,SW_MUX_CTL_PAD_GPIO_LPSR_03 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_03"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,?,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_04,SW_MUX_CTL_PAD_GPIO_LPSR_04 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_04"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,?,?,?,10: Select mux mode,?..."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_05,SW_MUX_CTL_PAD_GPIO_LPSR_05 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_05"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,?,5: Select mux mode,6: Select mux mode,7: Select mux mode,?,?,10: Select mux mode,?..."
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_06,SW_MUX_CTL_PAD_GPIO_LPSR_06 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_06"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_07,SW_MUX_CTL_PAD_GPIO_LPSR_07 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_07"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_08,SW_MUX_CTL_PAD_GPIO_LPSR_08 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_08"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_09,SW_MUX_CTL_PAD_GPIO_LPSR_09 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_09"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,?,?,10: Select mux mode,?..."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_10,SW_MUX_CTL_PAD_GPIO_LPSR_10 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_10"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_11,SW_MUX_CTL_PAD_GPIO_LPSR_11 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_11"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_12,SW_MUX_CTL_PAD_GPIO_LPSR_12 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_12"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,?,3: Select mux mode,4: Select mux mode,5: Select mux mode,6: Select mux mode,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_13,SW_MUX_CTL_PAD_GPIO_LPSR_13 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_13"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_14,SW_MUX_CTL_PAD_GPIO_LPSR_14 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_14"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_LPSR_15,SW_MUX_CTL_PAD_GPIO_LPSR_15 SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_LPSR_15"
|
|
bitfld.long 0x00 0.--3. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,1: Select mux mode,2: Select mux mode,?,?,5: Select mux mode,?,7: Select mux mode,8: Select mux mode,?,10: Select mux mode,?..."
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_00,SW_PAD_CTL_PAD_GPIO_LPSR_00 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_01,SW_PAD_CTL_PAD_GPIO_LPSR_01 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_02,SW_PAD_CTL_PAD_GPIO_LPSR_02 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_03,SW_PAD_CTL_PAD_GPIO_LPSR_03 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_04,SW_PAD_CTL_PAD_GPIO_LPSR_04 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_05,SW_PAD_CTL_PAD_GPIO_LPSR_05 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_06,SW_PAD_CTL_PAD_GPIO_LPSR_06 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_07,SW_PAD_CTL_PAD_GPIO_LPSR_07 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_08,SW_PAD_CTL_PAD_GPIO_LPSR_08 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_09,SW_PAD_CTL_PAD_GPIO_LPSR_09 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_10,SW_PAD_CTL_PAD_GPIO_LPSR_10 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_11,SW_PAD_CTL_PAD_GPIO_LPSR_11 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_12,SW_PAD_CTL_PAD_GPIO_LPSR_12 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_13,SW_PAD_CTL_PAD_GPIO_LPSR_13 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_14,SW_PAD_CTL_PAD_GPIO_LPSR_14 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_LPSR_15,SW_PAD_CTL_PAD_GPIO_LPSR_15 SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 5. "ODE_LPSR,Open Drain LPSR Field" "0: ODE_LPSR_0_Disabled,1: ODE_LPSR_1_Enabled"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "CAN3_IPP_IND_CANRX_SELECT_INPUT,CAN3_IPP_IND_CANRX_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "LPI2C5_IPP_IND_LPI2C_SCL_SELECT_INPUT,LPI2C5_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "LPI2C5_IPP_IND_LPI2C_SDA_SELECT_INPUT,LPI2C5_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "LPI2C6_IPP_IND_LPI2C_SCL_SELECT_INPUT,LPI2C6_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "LPI2C6_IPP_IND_LPI2C_SDA_SELECT_INPUT,LPI2C6_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_0,LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "LPSPI5_IPP_IND_LPSPI_SCK_SELECT_INPUT,LPSPI5_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "LPSPI5_IPP_IND_LPSPI_SDI_SELECT_INPUT,LPSPI5_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "LPSPI5_IPP_IND_LPSPI_SDO_SELECT_INPUT,LPSPI5_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "LPUART11_IPP_IND_LPUART_RXD_SELECT_INPUT,LPUART11_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "LPUART11_IPP_IND_LPUART_TXD_SELECT_INPUT,LPUART11_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "LPUART12_IPP_IND_LPUART_RXD_SELECT_INPUT,LPUART12_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "LPUART12_IPP_IND_LPUART_TXD_SELECT_INPUT,LPUART12_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0.--1. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad,2: Selecting Pad,?..."
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_0,MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_1,MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_1 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_2,MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_2 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_3,MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_3 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "NMI_GLUE_IPP_IND_NMI_SELECT_INPUT,NMI_GLUE_IPP_IND_NMI_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "SAI4_IPG_CLK_SAI_MCLK_SELECT_INPUT,SAI4_IPG_CLK_SAI_MCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "SAI4_IPP_IND_SAI_RXBCLK_SELECT_INPUT,SAI4_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_0,SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "SAI4_IPP_IND_SAI_RXSYNC_SELECT_INPUT,SAI4_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "SAI4_IPP_IND_SAI_TXBCLK_SELECT_INPUT,SAI4_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "SAI4_IPP_IND_SAI_TXSYNC_SELECT_INPUT,SAI4_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register"
|
|
bitfld.long 0x00 0. "DAISY,Selecting Pads Involved in Daisy Chain" "0: Selecting Pad,1: Selecting Pad"
|
|
tree.end
|
|
tree "IOMUXC_LPSR_GPR (IOMUXC LPSR GPR)"
|
|
base ad:0x40C0C000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "GPR0,GPR0 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 3.--15. 1. "CM4_INIT_VTOR_LOW,CM4 Vector table offset value lower bits out of reset"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "GPR1,GPR1 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "CM4_INIT_VTOR_HIGH,CM4 Vector table offset value higher bits out of reset"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "GPR2,GPR2 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R0_BOT,APC start address of memory region-0"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "GPR3,GPR3 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R0_TOP,APC end address of memory region-0"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "GPR4,GPR4 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R1_BOT,APC start address of memory region-1"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "GPR5,GPR5 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R1_TOP,APC end address of memory region-1"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "GPR6,GPR6 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R2_BOT,APC start address of memory region-2"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "GPR7,GPR7 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R2_TOP,APC end address of memory region-2"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "GPR8,GPR8 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R3_BOT,APC start address of memory region-3"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "GPR9,GPR9 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R3_TOP,APC end address of memory region-3"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "GPR10,GPR10 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R4_BOT,APC start address of memory region-4"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "GPR11,GPR11 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R4_TOP,APC end address of memory region-4"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "GPR12,GPR12 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R5_BOT,APC start address of memory region-5"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "GPR13,GPR13 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R5_TOP,APC end address of memory region-5"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "GPR14,GPR14 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R6_BOT,APC start address of memory region-6"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "GPR15,GPR15 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R6_TOP,APC end address of memory region-6"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "GPR16,GPR16 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R7_BOT,APC start address of memory region-7"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "GPR17,GPR17 General Purpose Register"
|
|
hexmask.long 0x00 3.--31. 1. "APC_AC_R7_TOP,APC end address of memory region-7"
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access to bit 31:1 is not blocked,1: Write access to bit 31:1 is blocked"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "GPR18,GPR18 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R0_ENCRYPT_ENABLE,APC memory region-0 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "GPR19,GPR19 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R1_ENCRYPT_ENABLE,APC memory region-1 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "GPR20,GPR20 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R2_ENCRYPT_ENABLE,APC memory region-2 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "GPR21,GPR21 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R3_ENCRYPT_ENABLE,APC memory region-3 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "GPR22,GPR22 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R4_ENCRYPT_ENABLE,APC memory region-4 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "GPR23,GPR23 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R5_ENCRYPT_ENABLE,APC memory region-5 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "GPR24,GPR24 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 4. "APC_R6_ENCRYPT_ENABLE,APC memory region-6 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "GPR25,GPR25 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
bitfld.long 0x00 5. "APC_VALID,APC global enable bit" "0: No effect,1: Enable encryption for.."
|
|
newline
|
|
bitfld.long 0x00 4. "APC_R7_ENCRYPT_ENABLE,APC memory region-7 encryption enable" "0: No effect,1: Encryption enabled"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "GPR26,GPR26 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 25.--27. "FIELD_0,General purpose bits" "0,1,2,3,4,5,6,7"
|
|
hexmask.long 0x00 0.--24. 1. "CM7_INIT_VTOR,Vector table offset register out of reset"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "GPR33,GPR33 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 9. "USBPHY2_WAKEUP_IRQ_CLEAR,Clear USBPHY1 wakeup interrupt holding register" "0,1"
|
|
bitfld.long 0x00 8. "USBPHY1_WAKEUP_IRQ_CLEAR,Clear USBPHY1 wakeup interrupt holding register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "M4_NMI_CLEAR,Clear CM4 NMI holding register" "0,1"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "GPR34,GPR34 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 11. "SEC_ERR_RESP,Security error response enable" "0: OKEY response,1: SLVError (default)"
|
|
bitfld.long 0x00 5. "M4_GPC_SLEEP_SEL,CM4 sleep request selection" "0: CM4 SLEEPDEEP is sent to GPC,1: CM4 SLEEPING is sent to GPC"
|
|
newline
|
|
bitfld.long 0x00 4. "M4_NMI_MASK,Mask CM4 NMI pin input" "0: NMI input from IO to CM4 is not blocked,1: NMI input from IO to CM4 is blocked"
|
|
bitfld.long 0x00 3. "M7_NMI_MASK,Mask CM7 NMI pin input" "0: NMI input from IO to CM7 is not blocked,1: NMI input from IO to CM7 is blocked"
|
|
newline
|
|
bitfld.long 0x00 2. "GPIO_LPSR_LOW_RANGE,GPIO_LPSR IO bank supply voltage range selection" "0,1"
|
|
bitfld.long 0x00 1. "GPIO_LPSR_HIGH_RANGE,GPIO_LPSR IO bank supply voltage range selection" "0,1"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "GPR35,GPR35 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "FLEXSPI2_STOP_REQ,FLEXSPI2 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 25. "FLEXSPI2_IPG_DOZE,FLEXSPI2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 24. "FLEXSPI1_STOP_REQ,FLEXSPI1 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 23. "FLEXSPI1_IPG_DOZE,FLEXSPI1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 22. "FLEXIO2_IPG_DOZE,FLEXIO2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 21. "FLEXIO1_IPG_DOZE,FLEXIO2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 20. "ENET1G_STOP_REQ,ENET1G stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 19. "ENET1G_IPG_DOZE,ENET1G doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 18. "ENET_STOP_REQ,ENET stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 17. "ENET_IPG_DOZE,ENET doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 16. "EDMA_LPSR_STOP_REQ,EDMA_LPSR stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 15. "EDMA_STOP_REQ,EDMA stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 13. "CAN3_STOP_REQ,CAN3 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 12. "CAN3_IPG_DOZE,CAN3 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 11. "CAN2_STOP_REQ,CAN2 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 10. "CAN2_IPG_DOZE,CAN2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 9. "CAN1_STOP_REQ,CAN1 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 8. "CAN1_IPG_DOZE,CAN1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 7. "CAAM_STOP_REQ,CAAM stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 6. "CAAM_IPG_DOZE,CAN3 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 5. "ADC2_IPG_STOP_MODE,ADC2 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 4. "ADC2_STOP_REQ,ADC2 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 3. "ADC2_IPG_DOZE,ADC2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 2. "ADC1_IPG_STOP_MODE,ADC1 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 1. "ADC1_STOP_REQ,ADC1 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 0. "ADC1_IPG_DOZE,ADC1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "GPR36,GPR36 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "LPSPI1_IPG_STOP_MODE,LPSPI1 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 25. "LPSPI1_STOP_REQ,LPSPI1 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 24. "LPSPI1_IPG_DOZE,LPSPI1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 23. "LPI2C6_IPG_STOP_MODE,LPI2C6 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 22. "LPI2C6_STOP_REQ,LPI2C6 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 21. "LPI2C6_IPG_DOZE,LPI2C6 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 20. "LPI2C5_IPG_STOP_MODE,LPI2C5 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 19. "LPI2C5_STOP_REQ,LPI2C5 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 18. "LPI2C5_IPG_DOZE,LPI2C5 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 17. "LPI2C4_IPG_STOP_MODE,LPI2C4 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 16. "LPI2C4_STOP_REQ,LPI2C4 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 15. "LPI2C4_IPG_DOZE,LPI2C4 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 14. "LPI2C3_IPG_STOP_MODE,LPI2C3 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 13. "LPI2C3_STOP_REQ,LPI2C3 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 12. "LPI2C3_IPG_DOZE,LPI2C3 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 11. "LPI2C2_IPG_STOP_MODE,LPI2C2 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 10. "LPI2C2_STOP_REQ,LPI2C2 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 9. "LPI2C2_IPG_DOZE,LPI2C2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 8. "LPI2C1_IPG_STOP_MODE,LPI2C1 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 7. "LPI2C1_STOP_REQ,LPI2C1 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 6. "LPI2C1_IPG_DOZE,LPI2C1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 5. "GPT6_IPG_DOZE,GPT6 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 4. "GPT5_IPG_DOZE,GPT5 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 3. "GPT4_IPG_DOZE,GPT4 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 2. "GPT3_IPG_DOZE,GPT3 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 1. "GPT2_IPG_DOZE,GPT2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 0. "GPT1_IPG_DOZE,GPT1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "GPR37,GPR37 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "LPUART4_IPG_STOP_MODE,LPUART4 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 25. "LPUART4_STOP_REQ,LPUART4 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 24. "LPUART4_IPG_DOZE,LPUART4 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 23. "LPUART3_IPG_STOP_MODE,LPUART3 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 22. "LPUART3_STOP_REQ,LPUART3 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 21. "LPUART3_IPG_DOZE,LPUART3 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 20. "LPUART2_IPG_STOP_MODE,LPUART2 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 19. "LPUART2_STOP_REQ,LPUART2 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 18. "LPUART2_IPG_DOZE,LPUART2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 17. "LPUART1_IPG_STOP_MODE,LPUART1 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 16. "LPUART1_STOP_REQ,LPUART1 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 15. "LPUART1_IPG_DOZE,LPUART1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 14. "LPSPI6_IPG_STOP_MODE,LPSPI6 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 13. "LPSPI6_STOP_REQ,LPSPI6 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 12. "LPSPI6_IPG_DOZE,LPSPI6 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 11. "LPSPI5_IPG_STOP_MODE,LPSPI5 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 10. "LPSPI5_STOP_REQ,LPSPI5 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 9. "LPSPI5_IPG_DOZE,LPSPI5 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 8. "LPSPI4_IPG_STOP_MODE,LPSPI4 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 7. "LPSPI4_STOP_REQ,LPSPI4 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 6. "LPSPI4_IPG_DOZE,LPSPI4 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 5. "LPSPI3_IPG_STOP_MODE,LPSPI3 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 4. "LPSPI3_STOP_REQ,LPSPI3 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 3. "LPSPI3_IPG_DOZE,LPSPI3 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 2. "LPSPI2_IPG_STOP_MODE,LPSPI2 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 1. "LPSPI2_STOP_REQ,LPSPI2 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 0. "LPSPI2_IPG_DOZE,LPSPI2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "GPR38,GPR38 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 26. "MIC_IPG_STOP_MODE,MIC stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 25. "MIC_STOP_REQ,MIC stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 24. "MIC_IPG_DOZE,MIC doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 23. "LPUART12_IPG_STOP_MODE,LPUART12 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 22. "LPUART12_STOP_REQ,LPUART12 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 21. "LPUART12_IPG_DOZE,LPUART12 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 20. "LPUART11_IPG_STOP_MODE,LPUART11 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 19. "LPUART11_STOP_REQ,LPUART11 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 18. "LPUART11_IPG_DOZE,LPUART11 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 17. "LPUART10_IPG_STOP_MODE,LPUART10 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 16. "LPUART10_STOP_REQ,LPUART10 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 15. "LPUART10_IPG_DOZE,LPUART10 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 14. "LPUART9_IPG_STOP_MODE,LPUART9 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 13. "LPUART9_STOP_REQ,LPUART9 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 12. "LPUART9_IPG_DOZE,LPUART9 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 11. "LPUART8_IPG_STOP_MODE,LPUART8 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 10. "LPUART8_STOP_REQ,LPUART8 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 9. "LPUART8_IPG_DOZE,LPUART8 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 8. "LPUART7_IPG_STOP_MODE,LPUART7 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 7. "LPUART7_STOP_REQ,LPUART7 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 6. "LPUART7_IPG_DOZE,LPUART7 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 5. "LPUART6_IPG_STOP_MODE,LPUART6 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
newline
|
|
bitfld.long 0x00 4. "LPUART6_STOP_REQ,LPUART6 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 3. "LPUART6_IPG_DOZE,LPUART6 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 2. "LPUART5_IPG_STOP_MODE,LPUART5 stop mode selection" "0: This module is functional in Stop Mode,1: This module is not functional in Stop Mode.."
|
|
bitfld.long 0x00 1. "LPUART5_STOP_REQ,LPUART5 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 0. "LPUART5_IPG_DOZE,LPUART5 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "GPR39,GPR39 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
newline
|
|
bitfld.long 0x00 17. "FLEXIO2_STOP_REQ_PER,FLEXIO2 peripheral clock domain stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 16. "FLEXIO2_STOP_REQ_BUS,FLEXIO2 bus clock domain stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 15. "FLEXIO1_STOP_REQ_PER,FLEXIO1 peripheral clock domain stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 14. "FLEXIO1_STOP_REQ_BUS,FLEXIO1 bus clock domain stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 13. "SAI4_STOP_REQ,SAI4 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 12. "SAI3_STOP_REQ,SAI3 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 11. "SAI2_STOP_REQ,SAI2 stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 10. "SAI1_STOP_REQ,SAI1 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 9. "WDOG2_IPG_DOZE,WDOG2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 8. "WDOG1_IPG_DOZE,WDOG1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 7. "SNVS_HP_STOP_REQ,SNVS_HP stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 6. "SNVS_HP_IPG_DOZE,SNVS_HP doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 5. "SIM2_IPG_DOZE,SIM2 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
bitfld.long 0x00 4. "SIM1_IPG_DOZE,SIM1 doze mode" "0: Not in doze mode,1: In doze mode"
|
|
newline
|
|
bitfld.long 0x00 3. "SEMC_STOP_REQ,SEMC stop request" "0: Stop request off,1: Stop request on"
|
|
bitfld.long 0x00 2. "PIT2_STOP_REQ,PIT2 stop request" "0: Stop request off,1: Stop request on"
|
|
newline
|
|
bitfld.long 0x00 1. "PIT1_STOP_REQ,PIT1 stop request" "0: Stop request off,1: Stop request on"
|
|
rgroup.long 0xA0++0x03
|
|
line.long 0x00 "GPR40,GPR40 General Purpose Register"
|
|
bitfld.long 0x00 31. "LPUART8_STOP_ACK,LPUART8 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 30. "LPUART7_STOP_ACK,LPUART7 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "LPUART6_STOP_ACK,LPUART6 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 28. "LPUART5_STOP_ACK,LPUART5 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "LPUART4_STOP_ACK,LPUART4 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 26. "LPUART3_STOP_ACK,LPUART3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "LPUART2_STOP_ACK,LPUART2 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 24. "LPUART1_STOP_ACK,LPUART1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LPSPI6_STOP_ACK,LPSPI6 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 22. "LPSPI5_STOP_ACK,LPSPI5 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LPSPI4_STOP_ACK,LPSPI4 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 20. "LPSPI3_STOP_ACK,LPSPI3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "LPSPI2_STOP_ACK,LPSPI2 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 18. "LPSPI1_STOP_ACK,LPSPI1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LPI2C6_STOP_ACK,LPI2C6 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 16. "LPI2C5_STOP_ACK,LPI2C5 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "LPI2C4_STOP_ACK,LPI2C4 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 14. "LPI2C3_STOP_ACK,LPI2C3 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "LPI2C2_STOP_ACK,LPI2C2 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 12. "LPI2C1_STOP_ACK,LPI2C1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "FLEXSPI2_STOP_ACK,FLEXSPI2 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 10. "FLEXSPI1_STOP_ACK,FLEXSPI1 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "ENET1G_STOP_ACK,ENET1G stop acknowledge" "0,1"
|
|
bitfld.long 0x00 8. "ENET_STOP_ACK,ENET stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "EDMA_LPSR_STOP_ACK,EDMA_LPSR stop acknowledge" "0,1"
|
|
bitfld.long 0x00 6. "EDMA_STOP_ACK,EDMA stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CAN3_STOP_ACK,CAN3 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 4. "CAN2_STOP_ACK,CAN2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "CAN1_STOP_ACK,CAN1 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 2. "CAAM_STOP_ACK,CAAM stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ADC2_STOP_ACK,ADC2 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 0. "ADC1_STOP_ACK,ADC1 stop acknowledge" "0,1"
|
|
rgroup.long 0xA4++0x03
|
|
line.long 0x00 "GPR41,GPR41 General Purpose Register"
|
|
bitfld.long 0x00 24. "ROM_READ_LOCKED,ROM read lock status bit" "0,1"
|
|
bitfld.long 0x00 16. "FLEXIO2_STOP_ACK_PER,FLEXIO2 stop acknowledge of peripheral clock domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "FLEXIO2_STOP_ACK_BUS,FLEXIO2 stop acknowledge of bus clock domain" "0,1"
|
|
bitfld.long 0x00 14. "FLEXIO1_STOP_ACK_PER,FLEXIO1 stop acknowledge of peripheral clock domain" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "FLEXIO1_STOP_ACK_BUS,FLEXIO1 stop acknowledge of bus clock domain" "0,1"
|
|
bitfld.long 0x00 12. "SAI4_STOP_ACK,SAI4 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "SAI3_STOP_ACK,SAI3 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 10. "SAI2_STOP_ACK,SAI2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SAI1_STOP_ACK,SAI1 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 8. "SNVS_HP_STOP_ACK,SNVS_HP stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "SEMC_STOP_ACK,SEMC stop acknowledge" "0,1"
|
|
bitfld.long 0x00 6. "PIT2_STOP_ACK,PIT2 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "PIT1_STOP_ACK,PIT1 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 4. "MIC_STOP_ACK,MIC stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "LPUART12_STOP_ACK,LPUART12 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 2. "LPUART11_STOP_ACK,LPUART11 stop acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "LPUART10_STOP_ACK,LPUART10 stop acknowledge" "0,1"
|
|
bitfld.long 0x00 0. "LPUART9_STOP_ACK,LPUART9 stop acknowledge" "0,1"
|
|
tree.end
|
|
tree "IOMUXC_SNVS (IOMUXC SNVS)"
|
|
base ad:0x40C94000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_WAKEUP_DIG,SW_MUX_CTL_PAD_WAKEUP_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad WAKEUP_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "?,?,?,?,?,5: Select mux mode,?,7: Select mux mode"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_PMIC_ON_REQ_DIG,SW_MUX_CTL_PAD_PMIC_ON_REQ_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad PMIC_ON_REQ_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_PMIC_STBY_REQ_DIG,SW_MUX_CTL_PAD_PMIC_STBY_REQ_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad PMIC_STBY_REQ_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_00_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_00_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_00_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_01_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_01_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_01_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_02_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_02_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_02_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_03_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_03_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_03_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_04_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_04_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_04_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_05_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_05_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_05_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_06_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_06_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_06_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_07_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_07_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_07_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_08_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_08_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_08_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SW_MUX_CTL_PAD_GPIO_SNVS_09_DIG,SW_MUX_CTL_PAD_GPIO_SNVS_09_DIG SW MUX Control Register"
|
|
bitfld.long 0x00 4. "SION,Software Input On Field" "0: Input Path is determined by functionality,1: Force input path of pad GPIO_SNVS_09_DIG"
|
|
bitfld.long 0x00 0.--2. "MUX_MODE,MUX Mode Select Field" "0: Select mux mode,?,?,?,?,5: Select mux mode,?..."
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_TEST_MODE_DIG,SW_PAD_CTL_PAD_TEST_MODE_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_POR_B_DIG,SW_PAD_CTL_PAD_POR_B_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_ONOFF_DIG,SW_PAD_CTL_PAD_ONOFF_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
newline
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_WAKEUP_DIG,SW_PAD_CTL_PAD_WAKEUP_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG,SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG,SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG,SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG SW PAD Control Register"
|
|
bitfld.long 0x00 30.--31. "DWP_LOCK,Domain write protection lock" "0: Neither of DWP bits is locked,1: The lower DWP bit is locked,2: The higher DWP bit is locked,3: Both DWP bits are locked"
|
|
bitfld.long 0x00 28.--29. "DWP,Domain write protection" "0: Both cores are allowed,1: CM7 is forbidden,2: CM4 is forbidden,3: Both cores are forbidden"
|
|
bitfld.long 0x00 6. "ODE_SNVS,Open Drain SNVS Field" "0: ODE_SNVS_0_Disabled,1: ODE_SNVS_1_Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "PUS,Pull Up / Down Config" "0: PUS_0_Weak_pull_down,1: PUS_1_Weak_pull_up"
|
|
bitfld.long 0x00 2. "PUE,Pull / Keep Select Field" "0: PUE_0_Disable,1: Pull Enable"
|
|
bitfld.long 0x00 1. "DSE,Drive Strength Field" "0: DSE_0_normal_driver,1: DSE_1_high_driver"
|
|
newline
|
|
bitfld.long 0x00 0. "SRE,Slew Rate Field" "0: SRE_0_Slow_Slew_Rate,1: SRE_1_Fast_Slew_Rate"
|
|
tree.end
|
|
tree "IOMUXC_SNVS_GPR (IOMUXC SNVS GPR)"
|
|
base ad:0x40C98000
|
|
repeat 32. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "GPR[$1],GPR0 General Purpose Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,General purpose bits"
|
|
repeat.end
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "GPR32,GPR32 General Purpose Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "LOCK,Lock the write to bit 15:0"
|
|
newline
|
|
hexmask.long.word 0x00 1.--15. 1. "GPR,General purpose bits"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "GPR33,GPR33 General Purpose Register"
|
|
rbitfld.long 0x00 20. "SNVS_XTAL_CLK_OK,32K OSC ok flag" "0: 32K oscillator is NOT stable into normal..,1: 32K oscillator is stable into normal operation"
|
|
newline
|
|
rbitfld.long 0x00 19. "DCDC_STS_DC_OK,DCDC status OK" "0: DCDC is settling,1: DCDC already settled"
|
|
newline
|
|
rbitfld.long 0x00 18. "DCDC_OVER_VOL,DCDC output over voltage alert" "0: No Overvoltage on DCDC VDDLP0 or VDDLP8 output,1: Overvoltage on DCDC VDDLP0 or VDDLP8 output"
|
|
newline
|
|
rbitfld.long 0x00 17. "DCDC_OVER_CUR,DCDC output over current alert" "0: No Overcurrent on DCDC output,1: Overcurrent on DCDC output"
|
|
newline
|
|
rbitfld.long 0x00 16. "DCDC_IN_LOW_VOL,DCDC_IN low voltage detect" "0: Voltage on DCDC_IN is higher than 2.6V,1: Voltage on DCDC_IN is lower than 2.6V"
|
|
newline
|
|
bitfld.long 0x00 2. "SNVS_BYPASS_EN,SNVS LDO_SNVS_ANA bypass enable" "0: Disable bypass,1: Enable bypass"
|
|
newline
|
|
bitfld.long 0x00 1. "DCDC_STATUS_CAPT_CLR,DCDC captured status clear" "0: No change,1: Clear the 3 bits of DCDC captured status"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "GPR34,GPR34 General Purpose Register"
|
|
bitfld.long 0x00 24.--27. "SNVS_OSC_CAP_TRIM,SNVS OSC load capacitor trim" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 23. "SNVS_CAP_TRIM_SEL,SNVS OSC load capacitor trim select" "0: The trimming codes are selected from eFuse,1: The trimming codes are used from.."
|
|
newline
|
|
bitfld.long 0x00 18.--19. "SNVS_CLK_DET_OFFSET_LOW,SNVS clock detect offset of low boundary frequency" "0: No change (Default),1: Add +5 to the Trim,2: Add +10 to the trim,3: Add -5 to the Trim"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "SNVS_CLK_DET_OFFSET_HIGH,SNVS clock detect offset of high boundary frequency" "0: No change (Default),1: Add +5 to the Trim,2: Add +10 to the trim,3: Add -5 to the Trim"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "SNVS_CLK_DET_TRIM,SNVS clock detect trim bits"
|
|
newline
|
|
bitfld.long 0x00 7. "SNVS_CLK_DET_TRIM_SEL,SNVS clock detect trim select" "0: The trimming codes are selected from eFuse,1: The trimming codes of clock detector used to.."
|
|
newline
|
|
bitfld.long 0x00 2.--3. "SNVS_CORE_VOLT_DET_TRIM,SNVS core voltage detect trim" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "SNVS_CORE_VOLT_DET_TRIM_SEL,SNVS core voltage detect trim select" "0: The trimming codes are selected from eFuse,1: The trimming codes of core voltage detectors.."
|
|
newline
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access is not blocked,1: Write access is blocked"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "GPR35,GPR35 General Purpose Register"
|
|
bitfld.long 0x00 30.--31. "SNVS_TEMP_DET_OFFSET_LOW,SNVS temperature detect offset of low temperature boundary" "0: No change (Default),1: Add +5 to the Trim,2: Add +10 to the trim,3: Add -5 to the Trim"
|
|
newline
|
|
bitfld.long 0x00 28.--29. "SNVS_TEMP_DET_OFFSET_HIGH,SNVS temperature detect offset of high temperature boundary" "0: No change (Default),1: Add +5 to the Trim,2: Add +10 to the trim,3: Add -5 to the Trim"
|
|
newline
|
|
hexmask.long.word 0x00 16.--27. 1. "SNVS_TEMP_DET_TRIM,SNVS temperature detect trim"
|
|
newline
|
|
bitfld.long 0x00 15. "SNVS_TEMP_DET_TRIM_SEL,SNVS temperature detect trim select" "0: The trimming codes are selected from eFuse,1: The trimming codes to define the temperature.."
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "SNVS_VOLT_DET_TRIM,SNVS voltage detect trim"
|
|
newline
|
|
bitfld.long 0x00 3. "SNVS_VOLT_DET_TRIM_SEL,SNVS voltage detect trim select" "0: The trimming codes are selected from eFuse,1: The trimming codes of voltage detectors to.."
|
|
newline
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access is not blocked,1: Write access is blocked"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "GPR36,GPR36 General Purpose Register"
|
|
bitfld.long 0x00 31. "SNVS_SRAM_PSWSMALL,SNVS SRAM small switch control bit" "0: Switch on SNVS SRAM power for peripheral and..,1: Switch off SNVS SRAM power for peripheral and.."
|
|
newline
|
|
bitfld.long 0x00 30. "SNVS_SRAM_PSWSMALLMP_FORCE,SNVS SRAM small switch control bit for peripheral" "0: Switch on SNVS SRAM power for peripheral,1: Switch off SNVS SRAM power for peripheral.."
|
|
newline
|
|
bitfld.long 0x00 29. "SNVS_SRAM_PSWLARGE,SNVS SRAM large switch control bit" "0: Switch on SNVS SRAM power for peripheral and..,1: Switch off SNVS SRAM power for peripheral and.."
|
|
newline
|
|
bitfld.long 0x00 28. "SNVS_SRAM_PSWLARGEMP_FORCE,SNVS SRAM large switch control bit for peripheral" "0: Switch on SNVS SRAM power for peripheral,1: Switch off SNVS SRAM power for peripheral.."
|
|
newline
|
|
bitfld.long 0x00 27. "SNVS_SRAM_STDBY,SNVS SRAM standby enable bit" "0: SNVS SRAM does not enter low leakage state,1: SNVS SRAM enters low leakage state and large.."
|
|
newline
|
|
bitfld.long 0x00 26. "SNVS_SRAM_SLEEP,SNVS SRAM power-down enable bit" "0: Enable SRAM access (It should be cleared..,1: SNVS SRAM can go in Shutdown/ Periphery Off.."
|
|
newline
|
|
bitfld.long 0x00 23. "SNVSDIG_SNVS1P8_ISO_EN,SNVS RAM isolation enable bit" "0: Enable SRAM access (It should be cleared..,1: Enable the isolation to avoid extra leakage.."
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "GPR37,GPR37 General Purpose Register"
|
|
hexmask.long.word 0x00 11.--20. 1. "SNVS_TAMPER_PUS,SNVS tamper detect pin pull selection bit"
|
|
newline
|
|
hexmask.long.word 0x00 1.--10. 1. "SNVS_TAMPER_PUE,SNVS tamper detect pin pull enable bit"
|
|
newline
|
|
bitfld.long 0x00 0. "LOCK,Lock the write to bit 31:1" "0: Write access is not blocked,1: Write access is blocked"
|
|
tree.end
|
|
tree.end
|
|
tree "IPS_DOMAIN (IPS Domain)"
|
|
base ad:0x40C87C00
|
|
repeat 38. (increment 0 1)(increment 0 0x10)
|
|
tree "SLOT_CTRL[$1]"
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "SLOT_CTRL,Slot Control Register"
|
|
bitfld.long 0x00 31. "LOCK_CONTROL,Lock control of this slot" "0: Do not lock the control register of this slot,1: Lock the control register of this slot"
|
|
bitfld.long 0x00 17. "ALLOW_USER,Allow user write access to this domain control register or domain register" "0: Do not allow user write access,1: Allow user write access"
|
|
newline
|
|
bitfld.long 0x00 16. "ALLOW_NONSECURE,Allow non-secure write access to this domain control register or domain register" "0: Do not allow non-secure write access,1: Allow non-secure write access"
|
|
bitfld.long 0x00 15. "DOMAIN_LOCK,Lock domain ID of this slot" "0: Do not lock the domain ID,1: Lock the domain ID"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "LOCKED_DOMAIN_ID,Domain ID of the slot to be locked" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "KEY_MANAGER (Secure Key Manager)"
|
|
base ad:0x40C80000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MASTER_KEY_CTRL,CSR Master Key Control Register"
|
|
bitfld.long 0x00 16. "LOCK,lock this register prevent from writing" "0: not locked,1: locked"
|
|
bitfld.long 0x00 0. "SELECT,Key select for SNVS OTPMK" "0: select key from UDF,1: If LOCK = 1 select key from PUF otherwise.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "OTFAD1_KEY_CTRL,CSR OTFAD-1 Key Control"
|
|
bitfld.long 0x00 16. "LOCK,lock this register prevent from writing" "0: not locked,1: locked"
|
|
bitfld.long 0x00 0. "SELECT,key select for OTFAD-1" "0: Select key from OCOTP USER_KEY5,1: If PUF_KEY_CTRL[LOCK] is 1 select key from.."
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "OTFAD2_KEY_CTRL,CSR OTFAD-2 Key Control"
|
|
bitfld.long 0x00 16. "LOCK,lock this register prevent from writing" "0: not locked,1: locked"
|
|
bitfld.long 0x00 0. "SELECT,key select for OTFAD-2" "0: select key from OCOTP USER_KEY5,1: If PUF_KEY_CTRL[LOCK] is 1 select key from.."
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "IEE_KEY_CTRL,CSR IEE Key Control"
|
|
bitfld.long 0x00 0. "RELOAD,Restart load key signal for IEE" "0: Do nothing,1: Restart IEE key load flow"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "PUF_KEY_CTRL,CSR PUF Key Control"
|
|
bitfld.long 0x00 0. "LOCK,Lock signal for key select" "0: Do not lock the key select,1: Lock the key select to select key from PUF.."
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "SLOT0_CTRL,Slot 0 Control"
|
|
bitfld.long 0x00 31. "LOCK_CONTROL,Lock control of this slot" "0: Do not lock the control register of this slot,1: Lock the control register of this slot"
|
|
bitfld.long 0x00 17. "TZ_USER,Allow user write access to this register and the slot it controls" "0: Do not allow user write access,1: Allow user write access"
|
|
newline
|
|
bitfld.long 0x00 16. "TZ_NS,Allow non-secure write access to this register and the slot it controls" "0: Do not allow non-secure write access,1: Allow non-secure write access"
|
|
bitfld.long 0x00 15. "LOCK_LIST,Lock whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "SLOT1_CTRL,Slot1 Control"
|
|
bitfld.long 0x00 31. "LOCK_CONTROL,Lock control of this slot" "0: Do not lock the control register of this slot,1: Lock the control register of this slot"
|
|
bitfld.long 0x00 17. "TZ_USER,Allow user write access to this register and the slot it controls" "0: Do not allow user write access,1: Allow user write access"
|
|
newline
|
|
bitfld.long 0x00 16. "TZ_NS,Allow non-secure write access to this register and the slot it controls" "0: Do not allow non-secure write access,1: Allow non-secure write access"
|
|
bitfld.long 0x00 15. "LOCK_LIST,Lock whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "SLOT2_CTRL,Slot2 Control"
|
|
bitfld.long 0x00 31. "LOCK_CONTROL,Lock control of this slot" "0: Do not lock the control register of this slot,1: Lock the control register of this slot"
|
|
bitfld.long 0x00 17. "TZ_USER,Allow user write access to this register and the slot it controls" "0: Do not allow user write access,1: Allow user write access"
|
|
newline
|
|
bitfld.long 0x00 16. "TZ_NS,Allow non-secure write access to this register and the slot it controls" "0: Do not allow non-secure write access,1: Allow non-secure write access"
|
|
bitfld.long 0x00 15. "LOCK_LIST,Lock whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "SLOT3_CTRL,Slot3 Control"
|
|
bitfld.long 0x00 31. "LOCK_CONTROL,Lock control of this slot" "0: Do not lock the control register of this slot,1: Lock the control register of this slot"
|
|
bitfld.long 0x00 17. "TZ_USER,Allow user write access to this register and the slot it controls" "0: Do not allow user write access,1: Allow user write access"
|
|
newline
|
|
bitfld.long 0x00 16. "TZ_NS,Allow non-secure write access to this register and the slot it controls" "0: Do not allow non-secure write access,1: Allow non-secure write access"
|
|
bitfld.long 0x00 15. "LOCK_LIST,Lock whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "SLOT4_CTRL,Slot 4 Control"
|
|
bitfld.long 0x00 31. "LOCK_CONTROL,Lock control of this slot" "0: Do not lock the control register of this slot,1: Lock the control register of this slot"
|
|
bitfld.long 0x00 17. "TZ_USER,Allow user write access to this register and the slot it controls" "0: Do not allow user write access,1: Allow user write access"
|
|
newline
|
|
bitfld.long 0x00 16. "TZ_NS,Allow non-secure write access to this register and the slot it controls" "0: Do not allow non-secure write access,1: Allow non-secure write access"
|
|
bitfld.long 0x00 15. "LOCK_LIST,Lock whitelist" "0: Whitelist is not locked,1: Whitelist is locked"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WHITE_LIST,Whitelist" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "KPP (Keypad Port)"
|
|
base ad:0x400E0000
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "KPCR,Keypad Control Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "KCO,KCO"
|
|
hexmask.word.byte 0x00 0.--7. 1. "KRE,KRE"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "KPSR,Keypad Status Register"
|
|
bitfld.word 0x00 9. "KRIE,KRIE" "0: No interrupt request is generated when KPKR..,1: An interrupt request is generated when KPKR.."
|
|
bitfld.word 0x00 8. "KDIE,KDIE" "0: No interrupt request is generated when KPKD..,1: An interrupt request is generated when KPKD.."
|
|
bitfld.word 0x00 3. "KRSS,KRSS" "0: No effect,1: Set bits which sets keypad release.."
|
|
newline
|
|
bitfld.word 0x00 2. "KDSC,KDSC" "0: No effect,1: Set bits that clear the keypad depress.."
|
|
eventfld.word 0x00 1. "KPKR,KPKR" "0: No key release detected,1: All keys have been released"
|
|
eventfld.word 0x00 0. "KPKD,KPKD" "0: No key presses detected,1: A key has been depressed"
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "KDDR,Keypad Data Direction Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "KCDD,KCDD"
|
|
hexmask.word.byte 0x00 0.--7. 1. "KRDD,KRDD"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "KPDR,Keypad Data Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "KCD,KCD"
|
|
hexmask.word.byte 0x00 0.--7. 1. "KRD,KRD"
|
|
tree.end
|
|
sif cpuis("IMXRT1172")||cpuis("IMXRT1173-CM4")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1176-CM4")||cpuis("IMXRT1176-CM7")
|
|
tree "LCDIF (LCD Interface)"
|
|
base ad:0x40804000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL,LCDIF General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,This bit must be set to zero to enable normal operation of the LCDIF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DATA_SHIFT_DIR,Use this bit to determine the direction of shift of transmit data" "0: Data to be transmitted is shifted LEFT by..,1: Data to be transmitted is shifted RIGHT by.."
|
|
newline
|
|
bitfld.long 0x00 21.--25. "SHIFT_NUM_BITS,The data to be transmitted is shifted left or right by this number of bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 19. "BYPASS_COUNT,When this bit is 0 it means that LCDIF will stop the block operation and turn off the RUN bit after the amount of data indicated by the LCDIF_TRANSFER_COUNT register has been transferred out" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "DOTCLK_MODE,Set this bit to 1 to make the hardware go into the DOTCLK mode i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "INPUT_DATA_SWIZZLE,This field specifies how to swap the bytes fetched by the bus master interface" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CSC_DATA_SWIZZLE,This field specifies how to swap the bytes after the data has been converted into an internal representation of 24 bits per pixel and before it is transmitted over the LCD interface bus" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "LCD_DATABUS_WIDTH,LCD Data bus transfer width" "0: 16-bit data bus mode,1: 8-bit data bus mode,2: 18-bit data bus mode,3: 24-bit data bus mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "WORD_LENGTH,Input data format" "0: Input data is 16 bits per pixel,1: Input data is 8 bits wide,2: Input data is 18 bits per pixel,3: Input data is 24 bits per pixel"
|
|
newline
|
|
bitfld.long 0x00 6. "ENABLE_PXP_HANDSHAKE,If this bit is set and LCDIF_MASTER bit is set the LCDIF will act as bus master and the handshake mechanism between LCDIF and PXP will be turned on" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "MASTER,Set this bit to make the LCDIF act as a bus master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "DATA_FORMAT_16_BIT,When this bit is 1 and WORD_LENGTH = 0 it implies that the 16-bit data is in ARGB555 format" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "DATA_FORMAT_18_BIT,Used only when WORD_LENGTH = 2 i.e" "0: Data input to the block is in 18 bpp format..,1: Data input to the block is in 18 bpp format.."
|
|
newline
|
|
bitfld.long 0x00 1. "DATA_FORMAT_24_BIT,Used only when WORD_LENGTH = 3 i" "0: Data input to the block is in 24 bpp format..,1: Data input to the block is actually RGB 18.."
|
|
newline
|
|
bitfld.long 0x00 0. "RUN,When this bit is set by software the LCDIF will begin transferring data between the SoC and the display" "0,1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL_SET,LCDIF General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,This bit must be set to zero to enable normal operation of the LCDIF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DATA_SHIFT_DIR,Use this bit to determine the direction of shift of transmit data" "0: Data to be transmitted is shifted LEFT by..,1: Data to be transmitted is shifted RIGHT by.."
|
|
newline
|
|
bitfld.long 0x00 21.--25. "SHIFT_NUM_BITS,The data to be transmitted is shifted left or right by this number of bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 19. "BYPASS_COUNT,When this bit is 0 it means that LCDIF will stop the block operation and turn off the RUN bit after the amount of data indicated by the LCDIF_TRANSFER_COUNT register has been transferred out" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "DOTCLK_MODE,Set this bit to 1 to make the hardware go into the DOTCLK mode i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "INPUT_DATA_SWIZZLE,This field specifies how to swap the bytes fetched by the bus master interface" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CSC_DATA_SWIZZLE,This field specifies how to swap the bytes after the data has been converted into an internal representation of 24 bits per pixel and before it is transmitted over the LCD interface bus" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "LCD_DATABUS_WIDTH,LCD Data bus transfer width" "0: 16-bit data bus mode,1: 8-bit data bus mode,2: 18-bit data bus mode,3: 24-bit data bus mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "WORD_LENGTH,Input data format" "0: Input data is 16 bits per pixel,1: Input data is 8 bits wide,2: Input data is 18 bits per pixel,3: Input data is 24 bits per pixel"
|
|
newline
|
|
bitfld.long 0x00 6. "ENABLE_PXP_HANDSHAKE,If this bit is set and LCDIF_MASTER bit is set the LCDIF will act as bus master and the handshake mechanism between LCDIF and PXP will be turned on" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "MASTER,Set this bit to make the LCDIF act as a bus master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "DATA_FORMAT_16_BIT,When this bit is 1 and WORD_LENGTH = 0 it implies that the 16-bit data is in ARGB555 format" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "DATA_FORMAT_18_BIT,Used only when WORD_LENGTH = 2 i.e" "0: Data input to the block is in 18 bpp format..,1: Data input to the block is in 18 bpp format.."
|
|
newline
|
|
bitfld.long 0x00 1. "DATA_FORMAT_24_BIT,Used only when WORD_LENGTH = 3 i" "0: Data input to the block is in 24 bpp format..,1: Data input to the block is actually RGB 18.."
|
|
newline
|
|
bitfld.long 0x00 0. "RUN,When this bit is set by software the LCDIF will begin transferring data between the SoC and the display" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL_CLR,LCDIF General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,This bit must be set to zero to enable normal operation of the LCDIF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DATA_SHIFT_DIR,Use this bit to determine the direction of shift of transmit data" "0: Data to be transmitted is shifted LEFT by..,1: Data to be transmitted is shifted RIGHT by.."
|
|
newline
|
|
bitfld.long 0x00 21.--25. "SHIFT_NUM_BITS,The data to be transmitted is shifted left or right by this number of bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 19. "BYPASS_COUNT,When this bit is 0 it means that LCDIF will stop the block operation and turn off the RUN bit after the amount of data indicated by the LCDIF_TRANSFER_COUNT register has been transferred out" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "DOTCLK_MODE,Set this bit to 1 to make the hardware go into the DOTCLK mode i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "INPUT_DATA_SWIZZLE,This field specifies how to swap the bytes fetched by the bus master interface" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CSC_DATA_SWIZZLE,This field specifies how to swap the bytes after the data has been converted into an internal representation of 24 bits per pixel and before it is transmitted over the LCD interface bus" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "LCD_DATABUS_WIDTH,LCD Data bus transfer width" "0: 16-bit data bus mode,1: 8-bit data bus mode,2: 18-bit data bus mode,3: 24-bit data bus mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "WORD_LENGTH,Input data format" "0: Input data is 16 bits per pixel,1: Input data is 8 bits wide,2: Input data is 18 bits per pixel,3: Input data is 24 bits per pixel"
|
|
newline
|
|
bitfld.long 0x00 6. "ENABLE_PXP_HANDSHAKE,If this bit is set and LCDIF_MASTER bit is set the LCDIF will act as bus master and the handshake mechanism between LCDIF and PXP will be turned on" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "MASTER,Set this bit to make the LCDIF act as a bus master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "DATA_FORMAT_16_BIT,When this bit is 1 and WORD_LENGTH = 0 it implies that the 16-bit data is in ARGB555 format" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "DATA_FORMAT_18_BIT,Used only when WORD_LENGTH = 2 i.e" "0: Data input to the block is in 18 bpp format..,1: Data input to the block is in 18 bpp format.."
|
|
newline
|
|
bitfld.long 0x00 1. "DATA_FORMAT_24_BIT,Used only when WORD_LENGTH = 3 i" "0: Data input to the block is in 24 bpp format..,1: Data input to the block is actually RGB 18.."
|
|
newline
|
|
bitfld.long 0x00 0. "RUN,When this bit is set by software the LCDIF will begin transferring data between the SoC and the display" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL_TOG,LCDIF General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,This bit must be set to zero to enable normal operation of the LCDIF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DATA_SHIFT_DIR,Use this bit to determine the direction of shift of transmit data" "0: Data to be transmitted is shifted LEFT by..,1: Data to be transmitted is shifted RIGHT by.."
|
|
newline
|
|
bitfld.long 0x00 21.--25. "SHIFT_NUM_BITS,The data to be transmitted is shifted left or right by this number of bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 19. "BYPASS_COUNT,When this bit is 0 it means that LCDIF will stop the block operation and turn off the RUN bit after the amount of data indicated by the LCDIF_TRANSFER_COUNT register has been transferred out" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "DOTCLK_MODE,Set this bit to 1 to make the hardware go into the DOTCLK mode i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "INPUT_DATA_SWIZZLE,This field specifies how to swap the bytes fetched by the bus master interface" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CSC_DATA_SWIZZLE,This field specifies how to swap the bytes after the data has been converted into an internal representation of 24 bits per pixel and before it is transmitted over the LCD interface bus" "0: No byte swapping.(Little endian),1: Big Endian swap (swap bytes 0 3 and 1 2),2: Swap half-words,3: Swap bytes within each half-word"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "LCD_DATABUS_WIDTH,LCD Data bus transfer width" "0: 16-bit data bus mode,1: 8-bit data bus mode,2: 18-bit data bus mode,3: 24-bit data bus mode"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "WORD_LENGTH,Input data format" "0: Input data is 16 bits per pixel,1: Input data is 8 bits wide,2: Input data is 18 bits per pixel,3: Input data is 24 bits per pixel"
|
|
newline
|
|
bitfld.long 0x00 6. "ENABLE_PXP_HANDSHAKE,If this bit is set and LCDIF_MASTER bit is set the LCDIF will act as bus master and the handshake mechanism between LCDIF and PXP will be turned on" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "MASTER,Set this bit to make the LCDIF act as a bus master" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "DATA_FORMAT_16_BIT,When this bit is 1 and WORD_LENGTH = 0 it implies that the 16-bit data is in ARGB555 format" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "DATA_FORMAT_18_BIT,Used only when WORD_LENGTH = 2 i.e" "0: Data input to the block is in 18 bpp format..,1: Data input to the block is in 18 bpp format.."
|
|
newline
|
|
bitfld.long 0x00 1. "DATA_FORMAT_24_BIT,Used only when WORD_LENGTH = 3 i" "0: Data input to the block is in 24 bpp format..,1: Data input to the block is actually RGB 18.."
|
|
newline
|
|
bitfld.long 0x00 0. "RUN,When this bit is set by software the LCDIF will begin transferring data between the SoC and the display" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CTRL1,LCDIF General Control1 Register"
|
|
bitfld.long 0x00 31. "IMAGE_DATA_SELECT,Command Mode MIPI image data select bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CS_OUT_SELECT,This bit is CS0/CS1 valid select signals" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "BM_ERROR_IRQ_EN,This bit is set to enable bus master error interrupt in the LCDIF master mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BM_ERROR_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 24. "RECOVER_ON_UNDERFLOW,Set this bit to enable the LCDIF block to recover in the next field/frame if there was an underflow in the current field/frame" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "INTERLACE_FIELDS,Set this bit if it is required that the LCDIF block fetches odd lines in one field and even lines in the other field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "START_INTERLACE_FROM_SECOND_FIELD,The default is to grab the odd lines first and then the even lines" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "FIFO_CLEAR,Set this bit to clear all the data in the latency FIFO (LFIFO) TXFIFO and the RXFIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "IRQ_ON_ALTERNATE_FIELDS,If this bit is set the LCDIF block will assert the cur_frame_done interrupt only on alternate fields otherwise it will issue the interrupt on both odd and even field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "BYTE_PACKING_FORMAT,This bitfield is used to show which data bytes in a 32-bit word are valid" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "OVERFLOW_IRQ_EN,This bit is set to enable an overflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "UNDERFLOW_IRQ_EN,This bit is set to enable an underflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CUR_FRAME_DONE_IRQ_EN,This bit is set to 1 enable an interrupt every time the hardware enters in the vertical blanking state" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "VSYNC_EDGE_IRQ_EN,This bit is set to enable an interrupt every time the hardware encounters the leading VSYNC edge in the VSYNC and DOTCLK modes or the beginning of every field in DVI mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "OVERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 10. "UNDERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 9. "CUR_FRAME_DONE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 8. "VSYNC_EDGE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "CTRL1_SET,LCDIF General Control1 Register"
|
|
bitfld.long 0x00 31. "IMAGE_DATA_SELECT,Command Mode MIPI image data select bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CS_OUT_SELECT,This bit is CS0/CS1 valid select signals" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "BM_ERROR_IRQ_EN,This bit is set to enable bus master error interrupt in the LCDIF master mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BM_ERROR_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 24. "RECOVER_ON_UNDERFLOW,Set this bit to enable the LCDIF block to recover in the next field/frame if there was an underflow in the current field/frame" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "INTERLACE_FIELDS,Set this bit if it is required that the LCDIF block fetches odd lines in one field and even lines in the other field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "START_INTERLACE_FROM_SECOND_FIELD,The default is to grab the odd lines first and then the even lines" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "FIFO_CLEAR,Set this bit to clear all the data in the latency FIFO (LFIFO) TXFIFO and the RXFIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "IRQ_ON_ALTERNATE_FIELDS,If this bit is set the LCDIF block will assert the cur_frame_done interrupt only on alternate fields otherwise it will issue the interrupt on both odd and even field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "BYTE_PACKING_FORMAT,This bitfield is used to show which data bytes in a 32-bit word are valid" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "OVERFLOW_IRQ_EN,This bit is set to enable an overflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "UNDERFLOW_IRQ_EN,This bit is set to enable an underflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CUR_FRAME_DONE_IRQ_EN,This bit is set to 1 enable an interrupt every time the hardware enters in the vertical blanking state" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "VSYNC_EDGE_IRQ_EN,This bit is set to enable an interrupt every time the hardware encounters the leading VSYNC edge in the VSYNC and DOTCLK modes or the beginning of every field in DVI mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "OVERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 10. "UNDERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 9. "CUR_FRAME_DONE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 8. "VSYNC_EDGE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "CTRL1_CLR,LCDIF General Control1 Register"
|
|
bitfld.long 0x00 31. "IMAGE_DATA_SELECT,Command Mode MIPI image data select bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CS_OUT_SELECT,This bit is CS0/CS1 valid select signals" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "BM_ERROR_IRQ_EN,This bit is set to enable bus master error interrupt in the LCDIF master mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BM_ERROR_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 24. "RECOVER_ON_UNDERFLOW,Set this bit to enable the LCDIF block to recover in the next field/frame if there was an underflow in the current field/frame" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "INTERLACE_FIELDS,Set this bit if it is required that the LCDIF block fetches odd lines in one field and even lines in the other field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "START_INTERLACE_FROM_SECOND_FIELD,The default is to grab the odd lines first and then the even lines" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "FIFO_CLEAR,Set this bit to clear all the data in the latency FIFO (LFIFO) TXFIFO and the RXFIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "IRQ_ON_ALTERNATE_FIELDS,If this bit is set the LCDIF block will assert the cur_frame_done interrupt only on alternate fields otherwise it will issue the interrupt on both odd and even field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "BYTE_PACKING_FORMAT,This bitfield is used to show which data bytes in a 32-bit word are valid" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "OVERFLOW_IRQ_EN,This bit is set to enable an overflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "UNDERFLOW_IRQ_EN,This bit is set to enable an underflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CUR_FRAME_DONE_IRQ_EN,This bit is set to 1 enable an interrupt every time the hardware enters in the vertical blanking state" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "VSYNC_EDGE_IRQ_EN,This bit is set to enable an interrupt every time the hardware encounters the leading VSYNC edge in the VSYNC and DOTCLK modes or the beginning of every field in DVI mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "OVERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 10. "UNDERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 9. "CUR_FRAME_DONE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 8. "VSYNC_EDGE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "CTRL1_TOG,LCDIF General Control1 Register"
|
|
bitfld.long 0x00 31. "IMAGE_DATA_SELECT,Command Mode MIPI image data select bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CS_OUT_SELECT,This bit is CS0/CS1 valid select signals" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "BM_ERROR_IRQ_EN,This bit is set to enable bus master error interrupt in the LCDIF master mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "BM_ERROR_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 24. "RECOVER_ON_UNDERFLOW,Set this bit to enable the LCDIF block to recover in the next field/frame if there was an underflow in the current field/frame" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "INTERLACE_FIELDS,Set this bit if it is required that the LCDIF block fetches odd lines in one field and even lines in the other field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "START_INTERLACE_FROM_SECOND_FIELD,The default is to grab the odd lines first and then the even lines" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "FIFO_CLEAR,Set this bit to clear all the data in the latency FIFO (LFIFO) TXFIFO and the RXFIFO" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "IRQ_ON_ALTERNATE_FIELDS,If this bit is set the LCDIF block will assert the cur_frame_done interrupt only on alternate fields otherwise it will issue the interrupt on both odd and even field" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "BYTE_PACKING_FORMAT,This bitfield is used to show which data bytes in a 32-bit word are valid" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "OVERFLOW_IRQ_EN,This bit is set to enable an overflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "UNDERFLOW_IRQ_EN,This bit is set to enable an underflow interrupt in the TXFIFO in the write mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "CUR_FRAME_DONE_IRQ_EN,This bit is set to 1 enable an interrupt every time the hardware enters in the vertical blanking state" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "VSYNC_EDGE_IRQ_EN,This bit is set to enable an interrupt every time the hardware encounters the leading VSYNC edge in the VSYNC and DOTCLK modes or the beginning of every field in DVI mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "OVERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 10. "UNDERFLOW_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 9. "CUR_FRAME_DONE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
newline
|
|
bitfld.long 0x00 8. "VSYNC_EDGE_IRQ,This bit is set to indicate that an interrupt is requested by the LCDIF block" "0: No Interrupt Request Pending,1: Interrupt Request Pending"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "CTRL2,LCDIF General Control2 Register"
|
|
bitfld.long 0x00 21.--23. "OUTSTANDING_REQS,This bitfield indicates the maximum number of outstanding transactions that LCDIF should request when it is acting as a bus master" "0: REQ_1,1: REQ_2,2: REQ_4,3: REQ_8,4: REQ_16,?..."
|
|
newline
|
|
bitfld.long 0x00 20. "BURST_LEN_8,By default when the LCDIF is in the bus master mode it will issue AXI bursts of length 16 (except when in packed 24 bpp mode it will issue bursts of length 15)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "ODD_LINE_PATTERN,This field determines the order of the RGB components of each pixel in ODD lines (line numbers 1 3 5" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "EVEN_LINE_PATTERN,This field determines the order of the RGB components of each pixel in EVEN lines (line numbers 2 4 6" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CTRL2_SET,LCDIF General Control2 Register"
|
|
bitfld.long 0x00 21.--23. "OUTSTANDING_REQS,This bitfield indicates the maximum number of outstanding transactions that LCDIF should request when it is acting as a bus master" "0: REQ_1,1: REQ_2,2: REQ_4,3: REQ_8,4: REQ_16,?..."
|
|
newline
|
|
bitfld.long 0x00 20. "BURST_LEN_8,By default when the LCDIF is in the bus master mode it will issue AXI bursts of length 16 (except when in packed 24 bpp mode it will issue bursts of length 15)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "ODD_LINE_PATTERN,This field determines the order of the RGB components of each pixel in ODD lines (line numbers 1 3 5" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "EVEN_LINE_PATTERN,This field determines the order of the RGB components of each pixel in EVEN lines (line numbers 2 4 6" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CTRL2_CLR,LCDIF General Control2 Register"
|
|
bitfld.long 0x00 21.--23. "OUTSTANDING_REQS,This bitfield indicates the maximum number of outstanding transactions that LCDIF should request when it is acting as a bus master" "0: REQ_1,1: REQ_2,2: REQ_4,3: REQ_8,4: REQ_16,?..."
|
|
newline
|
|
bitfld.long 0x00 20. "BURST_LEN_8,By default when the LCDIF is in the bus master mode it will issue AXI bursts of length 16 (except when in packed 24 bpp mode it will issue bursts of length 15)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "ODD_LINE_PATTERN,This field determines the order of the RGB components of each pixel in ODD lines (line numbers 1 3 5" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "EVEN_LINE_PATTERN,This field determines the order of the RGB components of each pixel in EVEN lines (line numbers 2 4 6" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CTRL2_TOG,LCDIF General Control2 Register"
|
|
bitfld.long 0x00 21.--23. "OUTSTANDING_REQS,This bitfield indicates the maximum number of outstanding transactions that LCDIF should request when it is acting as a bus master" "0: REQ_1,1: REQ_2,2: REQ_4,3: REQ_8,4: REQ_16,?..."
|
|
newline
|
|
bitfld.long 0x00 20. "BURST_LEN_8,By default when the LCDIF is in the bus master mode it will issue AXI bursts of length 16 (except when in packed 24 bpp mode it will issue bursts of length 15)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "ODD_LINE_PATTERN,This field determines the order of the RGB components of each pixel in ODD lines (line numbers 1 3 5" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "EVEN_LINE_PATTERN,This field determines the order of the RGB components of each pixel in EVEN lines (line numbers 2 4 6" "0: RGB,1: RBG,2: GBR,3: GRB,4: BRG,5: BGR,?..."
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "TRANSFER_COUNT,LCDIF Horizontal and Vertical Valid Data Count Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "V_COUNT,Number of horizontal lines per frame which contain valid data"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "H_COUNT,Total valid data (pixels) in each horizontal line"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "CUR_BUF,LCD Interface Current Buffer Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of the current frame being transmitted by LCDIF"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "NEXT_BUF,LCD Interface Next Buffer Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of the next frame that will be transmitted by LCDIF"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "VDCTRL0,LCDIF VSYNC Mode and Dotclk Mode Control Register0"
|
|
bitfld.long 0x00 29. "VSYNC_OEB,0 means the VSYNC signal is an output 1 means it is an input" "0: The VSYNC pin is in the output mode and the..,1: The VSYNC pin is in the input mode and the.."
|
|
newline
|
|
bitfld.long 0x00 28. "ENABLE_PRESENT,Setting this bit to 1 will make the hardware generate the ENABLE signal in the DOTCLK mode thereby making it the true RGB interface along with the remaining three signals VSYNC HSYNC and DOTCLK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "VSYNC_POL,Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the rest of the VSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "HSYNC_POL,Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the rest of the HSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DOTCLK_POL,Default is data launched at negative edge of DOTCLK and captured at positive edge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "ENABLE_POL,Default 0 active low during valid data transfer on each horizontal line" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "VSYNC_PERIOD_UNIT,Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "VSYNC_PULSE_WIDTH_UNIT,Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "HALF_LINE,Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIOD field plus half the HORIZONTAL_PERIOD field (i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "HALF_LINE_MODE,When this bit is 0 the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "VSYNC_PULSE_WIDTH,Number of units for which VSYNC signal is active"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "VDCTRL0_SET,LCDIF VSYNC Mode and Dotclk Mode Control Register0"
|
|
bitfld.long 0x00 29. "VSYNC_OEB,0 means the VSYNC signal is an output 1 means it is an input" "0: The VSYNC pin is in the output mode and the..,1: The VSYNC pin is in the input mode and the.."
|
|
newline
|
|
bitfld.long 0x00 28. "ENABLE_PRESENT,Setting this bit to 1 will make the hardware generate the ENABLE signal in the DOTCLK mode thereby making it the true RGB interface along with the remaining three signals VSYNC HSYNC and DOTCLK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "VSYNC_POL,Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the rest of the VSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "HSYNC_POL,Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the rest of the HSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DOTCLK_POL,Default is data launched at negative edge of DOTCLK and captured at positive edge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "ENABLE_POL,Default 0 active low during valid data transfer on each horizontal line" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "VSYNC_PERIOD_UNIT,Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "VSYNC_PULSE_WIDTH_UNIT,Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "HALF_LINE,Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIOD field plus half the HORIZONTAL_PERIOD field (i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "HALF_LINE_MODE,When this bit is 0 the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "VSYNC_PULSE_WIDTH,Number of units for which VSYNC signal is active"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "VDCTRL0_CLR,LCDIF VSYNC Mode and Dotclk Mode Control Register0"
|
|
bitfld.long 0x00 29. "VSYNC_OEB,0 means the VSYNC signal is an output 1 means it is an input" "0: The VSYNC pin is in the output mode and the..,1: The VSYNC pin is in the input mode and the.."
|
|
newline
|
|
bitfld.long 0x00 28. "ENABLE_PRESENT,Setting this bit to 1 will make the hardware generate the ENABLE signal in the DOTCLK mode thereby making it the true RGB interface along with the remaining three signals VSYNC HSYNC and DOTCLK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "VSYNC_POL,Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the rest of the VSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "HSYNC_POL,Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the rest of the HSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DOTCLK_POL,Default is data launched at negative edge of DOTCLK and captured at positive edge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "ENABLE_POL,Default 0 active low during valid data transfer on each horizontal line" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "VSYNC_PERIOD_UNIT,Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "VSYNC_PULSE_WIDTH_UNIT,Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "HALF_LINE,Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIOD field plus half the HORIZONTAL_PERIOD field (i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "HALF_LINE_MODE,When this bit is 0 the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "VSYNC_PULSE_WIDTH,Number of units for which VSYNC signal is active"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "VDCTRL0_TOG,LCDIF VSYNC Mode and Dotclk Mode Control Register0"
|
|
bitfld.long 0x00 29. "VSYNC_OEB,0 means the VSYNC signal is an output 1 means it is an input" "0: The VSYNC pin is in the output mode and the..,1: The VSYNC pin is in the input mode and the.."
|
|
newline
|
|
bitfld.long 0x00 28. "ENABLE_PRESENT,Setting this bit to 1 will make the hardware generate the ENABLE signal in the DOTCLK mode thereby making it the true RGB interface along with the remaining three signals VSYNC HSYNC and DOTCLK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "VSYNC_POL,Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the rest of the VSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "HSYNC_POL,Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the rest of the HSYNC period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DOTCLK_POL,Default is data launched at negative edge of DOTCLK and captured at positive edge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "ENABLE_POL,Default 0 active low during valid data transfer on each horizontal line" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "VSYNC_PERIOD_UNIT,Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "VSYNC_PULSE_WIDTH_UNIT,Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cycles" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "HALF_LINE,Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIOD field plus half the HORIZONTAL_PERIOD field (i" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "HALF_LINE_MODE,When this bit is 0 the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "VSYNC_PULSE_WIDTH,Number of units for which VSYNC signal is active"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "VDCTRL1,LCDIF VSYNC Mode and Dotclk Mode Control Register1"
|
|
hexmask.long 0x00 0.--31. 1. "VSYNC_PERIOD,Total number of units between two positive or two negative edges of the VSYNC signal"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "VDCTRL2,LCDIF VSYNC Mode and Dotclk Mode Control Register2"
|
|
hexmask.long.word 0x00 18.--31. 1. "HSYNC_PULSE_WIDTH,Number of DISPLAY CLOCK (pix_clk) cycles for which HSYNC signal is active"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "HSYNC_PERIOD,Total number of DISPLAY CLOCK (pix_clk) cycles between two positive or two negative edges of the HSYNC signal"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "VDCTRL3,LCDIF VSYNC Mode and Dotclk Mode Control Register3"
|
|
bitfld.long 0x00 29. "MUX_SYNC_SIGNALS,When this bit is set the LCDIF block will internally mux HSYNC with LCD_D14 DOTCLK with LCD_D13 and ENABLE with LCD_D12 otherwise these signals will go out on separate pins" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "VSYNC_ONLY,This bit must be set to 1 in the VSYNC mode of operation and 0 in the DOTCLK mode of operation" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 16.--27. 1. "HORIZONTAL_WAIT_CNT,In the DOTCLK mode wait for this number of clocks from falling edge (or rising if HSYNC_POL is 1) of HSYNC signal to account for horizontal back porch plus the number of DOTCLKs before the moving picture information begins"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "VERTICAL_WAIT_CNT,In the VSYNC interface mode wait for this number of DISPLAY CLOCK (pix_clk) cycles from the falling VSYNC edge (or rising if VSYNC_POL is 1) before starting LCD transactions and is applicable only if WAIT_FOR_VSYNC_EDGE is set"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "VDCTRL4,LCDIF VSYNC Mode and Dotclk Mode Control Register4"
|
|
bitfld.long 0x00 29.--31. "DOTCLK_DLY_SEL,This bitfield selects the amount of time by which the DOTCLK signal should be delayed before coming out of the LCD_DOTCK pin" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18. "SYNC_SIGNALS_ON,Set this field to 1 if the LCD controller requires that the VSYNC or VSYNC/HSYNC/DOTCLK control signals should be active at least one frame before the data transfers actually start and remain active at least one frame after the data.." "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x00 0.--17. 1. "DOTCLK_H_VALID_DATA_CNT,Total number of DISPLAY CLOCK (pix_clk) cycles on each horizontal line that carry valid data in DOTCLK mode"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "BM_ERROR_STAT,Bus Master Error Status Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Virtual address at which bus master error occurred"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "CRC_STAT,CRC Status Register"
|
|
hexmask.long 0x00 0.--31. 1. "CRC_VALUE,Calculated CRC value"
|
|
rgroup.long 0x1B0++0x03
|
|
line.long 0x00 "STAT,LCD Interface Status Register"
|
|
bitfld.long 0x00 31. "PRESENT," "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "DMA_REQ,Reflects the current state of the DMA Request line for the LCDIF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "LFIFO_FULL,Read only view of the signals that indicates LCD LFIFO is full" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "LFIFO_EMPTY,Read only view of the signals that indicates LCD LFIFO is empty" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "TXFIFO_FULL,Read only view of the signals that indicates LCD TXFIFO is full" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "TXFIFO_EMPTY,Read only view of the signals that indicates LCD TXFIFO is empty" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "LFIFO_COUNT,Read only view of the current count in Latency buffer (LFIFO)"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "THRES,LCDIF Threshold Register"
|
|
hexmask.long.word 0x00 16.--24. 1. "FASTCLOCK,This value should be set to a value of pixels from 0 to 511"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "PIGEONCTRL0,LCDIF Pigeon Mode Control0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "LD_PERIOD,Period of pclk counter during LD phase"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FD_PERIOD,Period of line counter during FD phase"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "PIGEONCTRL0_SET,LCDIF Pigeon Mode Control0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "LD_PERIOD,Period of pclk counter during LD phase"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FD_PERIOD,Period of line counter during FD phase"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "PIGEONCTRL0_CLR,LCDIF Pigeon Mode Control0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "LD_PERIOD,Period of pclk counter during LD phase"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FD_PERIOD,Period of line counter during FD phase"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "PIGEONCTRL0_TOG,LCDIF Pigeon Mode Control0 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "LD_PERIOD,Period of pclk counter during LD phase"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FD_PERIOD,Period of line counter during FD phase"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "PIGEONCTRL1,LCDIF Pigeon Mode Control1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "FRAME_CNT_CYCLES,Max cycles of frame counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FRAME_CNT_PERIOD,Period of frame counter"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "PIGEONCTRL1_SET,LCDIF Pigeon Mode Control1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "FRAME_CNT_CYCLES,Max cycles of frame counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FRAME_CNT_PERIOD,Period of frame counter"
|
|
group.long 0x398++0x03
|
|
line.long 0x00 "PIGEONCTRL1_CLR,LCDIF Pigeon Mode Control1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "FRAME_CNT_CYCLES,Max cycles of frame counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FRAME_CNT_PERIOD,Period of frame counter"
|
|
group.long 0x39C++0x03
|
|
line.long 0x00 "PIGEONCTRL1_TOG,LCDIF Pigeon Mode Control1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "FRAME_CNT_CYCLES,Max cycles of frame counter"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "FRAME_CNT_PERIOD,Period of frame counter"
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "PIGEONCTRL2,LCDIF Pigeon Mode Control2 Register"
|
|
bitfld.long 0x00 1. "PIGEON_CLK_GATE,Pigeon mode dot clock gate enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "PIGEON_DATA_EN,Pigeon mode data enable" "0,1"
|
|
group.long 0x3A4++0x03
|
|
line.long 0x00 "PIGEONCTRL2_SET,LCDIF Pigeon Mode Control2 Register"
|
|
bitfld.long 0x00 1. "PIGEON_CLK_GATE,Pigeon mode dot clock gate enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "PIGEON_DATA_EN,Pigeon mode data enable" "0,1"
|
|
group.long 0x3A8++0x03
|
|
line.long 0x00 "PIGEONCTRL2_CLR,LCDIF Pigeon Mode Control2 Register"
|
|
bitfld.long 0x00 1. "PIGEON_CLK_GATE,Pigeon mode dot clock gate enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "PIGEON_DATA_EN,Pigeon mode data enable" "0,1"
|
|
group.long 0x3AC++0x03
|
|
line.long 0x00 "PIGEONCTRL2_TOG,LCDIF Pigeon Mode Control2 Register"
|
|
bitfld.long 0x00 1. "PIGEON_CLK_GATE,Pigeon mode dot clock gate enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "PIGEON_DATA_EN,Pigeon mode data enable" "0,1"
|
|
group.long 0x800++0x03
|
|
line.long 0x00 "PIGEON_0_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x810++0x03
|
|
line.long 0x00 "PIGEON_0_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x820++0x03
|
|
line.long 0x00 "PIGEON_0_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x840++0x03
|
|
line.long 0x00 "PIGEON_1_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x850++0x03
|
|
line.long 0x00 "PIGEON_1_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x860++0x03
|
|
line.long 0x00 "PIGEON_1_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x880++0x03
|
|
line.long 0x00 "PIGEON_2_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x890++0x03
|
|
line.long 0x00 "PIGEON_2_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x8A0++0x03
|
|
line.long 0x00 "PIGEON_2_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x8C0++0x03
|
|
line.long 0x00 "PIGEON_3_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x8D0++0x03
|
|
line.long 0x00 "PIGEON_3_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x8E0++0x03
|
|
line.long 0x00 "PIGEON_3_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x900++0x03
|
|
line.long 0x00 "PIGEON_4_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x910++0x03
|
|
line.long 0x00 "PIGEON_4_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x920++0x03
|
|
line.long 0x00 "PIGEON_4_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x940++0x03
|
|
line.long 0x00 "PIGEON_5_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x950++0x03
|
|
line.long 0x00 "PIGEON_5_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x960++0x03
|
|
line.long 0x00 "PIGEON_5_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x980++0x03
|
|
line.long 0x00 "PIGEON_6_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x990++0x03
|
|
line.long 0x00 "PIGEON_6_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x9A0++0x03
|
|
line.long 0x00 "PIGEON_6_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0x9C0++0x03
|
|
line.long 0x00 "PIGEON_7_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0x9D0++0x03
|
|
line.long 0x00 "PIGEON_7_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0x9E0++0x03
|
|
line.long 0x00 "PIGEON_7_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0xA00++0x03
|
|
line.long 0x00 "PIGEON_8_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0xA10++0x03
|
|
line.long 0x00 "PIGEON_8_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0xA20++0x03
|
|
line.long 0x00 "PIGEON_8_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0xA40++0x03
|
|
line.long 0x00 "PIGEON_9_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0xA50++0x03
|
|
line.long 0x00 "PIGEON_9_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0xA60++0x03
|
|
line.long 0x00 "PIGEON_9_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0xA80++0x03
|
|
line.long 0x00 "PIGEON_10_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0xA90++0x03
|
|
line.long 0x00 "PIGEON_10_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0xAA0++0x03
|
|
line.long 0x00 "PIGEON_10_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0xAC0++0x03
|
|
line.long 0x00 "PIGEON_11_0,Panel Interface Signal Generator Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "STATE_MASK,state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) select any combination of scan states as reference point for local counter to start ticking"
|
|
newline
|
|
hexmask.long.word 0x00 12.--23. 1. "MASK_CNT,When the global counter selected through MASK_CNT_SEL matches value in this reg pigeon local counter start ticking"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MASK_CNT_SEL,select global counters as mask condition use together with MASK_CNT" "0: pclk counter within one hscan state,1: pclk cycle within one hscan state,2: line counter within one vscan state,3: line cycle within one vscan state,4: frame counter,5: FRAME_CYCLE,6: horizontal counter (pclk counter within one..,7: vertical counter (line counter within one..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "OFFSET,offset on pclk unit" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "INC_SEL,Event to incrment local counter" "0: PCLK,1: Line start pulse,2: Frame start pulse,3: Use another signal as tick event"
|
|
newline
|
|
bitfld.long 0x00 1. "POL,Polarity of signal output" "0: Normal Signal (Active high),1: Inverted signal (Active low)"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,Enable pigeon Mode on this signal" "0,1"
|
|
group.long 0xAD0++0x03
|
|
line.long 0x00 "PIGEON_11_1,Panel Interface Signal Generator Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "CLR_CNT,Deassert signal output when counter match this value"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "SET_CNT,Assert signal output when counter match this value"
|
|
group.long 0xAE0++0x03
|
|
line.long 0x00 "PIGEON_11_2,Panel Interface Signal Generator Register"
|
|
bitfld.long 0x00 4.--8. "SIG_ANOTHER,Select another signal for logic operation or as mask or counter tick event" "0: Keep active until mask off,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SIG_LOGIC,Logic operation with another signal: DIS/AND/OR/COND" "0: No logic operation,1: sigout = sig_another AND this_sig,2: sigout = sig_another OR this_sig,3: mask = sig_another AND other_masks,?..."
|
|
group.long 0xB00++0x03
|
|
line.long 0x00 "LUT_CTRL,Look Up Table Control Register"
|
|
bitfld.long 0x00 0. "LUT_BYPASS,Setting this bit will bypass the LUT memory resource completely" "0,1"
|
|
group.long 0xB10++0x03
|
|
line.long 0x00 "LUT0_ADDR,Lookup Table 0 Index Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ADDR,LUT indexed address pointer"
|
|
group.long 0xB20++0x03
|
|
line.long 0x00 "LUT0_DATA,Lookup Table 0 Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Writing this field will load 4 bytes aligned to four byte boundaries of data indexed by the ADDR field of the REG_LUT_CTRL register"
|
|
group.long 0xB30++0x03
|
|
line.long 0x00 "LUT1_ADDR,Lookup Table 1 Index Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ADDR,LUT indexed address pointer"
|
|
group.long 0xB40++0x03
|
|
line.long 0x00 "LUT1_DATA,Lookup Table 1 Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Writing this field will load 4 bytes aligned to four byte boundaries of data indexed by the ADDR field of the REG_LUT_CTRL register"
|
|
tree.end
|
|
endif
|
|
tree "LCDIFV2 (LCDIF_V2)"
|
|
base ad:0x40808000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL,LCDIFv2 display control Register"
|
|
bitfld.long 0x00 31. "SW_RESET,Software Reset" "0: SW_RESET_0,1: All LCDIFv2 internal registers are forced.."
|
|
bitfld.long 0x00 4. "NEG,Indicates if value at the output (pixel data output) needs to be negated" "0: Output is to remain same,1: Output to be negated"
|
|
newline
|
|
bitfld.long 0x00 3. "INV_PXCK,Polarity change of Pixel Clock" "0: Display samples data on the falling edge,1: Display samples data on the rising edge"
|
|
bitfld.long 0x00 2. "INV_DE,Invert Data Enable polarity" "0: Data enable is active high,1: Data enable is active low"
|
|
newline
|
|
bitfld.long 0x00 1. "INV_VS,Invert Vertical synchronization signal" "0: VSYNC signal not inverted (active HIGH),1: Invert VSYNC signal (active LOW)"
|
|
bitfld.long 0x00 0. "INV_HS,Invert Horizontal synchronization signal" "0: HSYNC signal not inverted (active HIGH),1: Invert HSYNC signal (active LOW)"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL_SET,LCDIFv2 display control Register"
|
|
bitfld.long 0x00 31. "SW_RESET,Software Reset" "0,1"
|
|
bitfld.long 0x00 4. "NEG,Indicates if value at the output (pixel data output) needs to be negated" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "INV_PXCK,Polarity change of Pixel Clock" "0,1"
|
|
bitfld.long 0x00 2. "INV_DE,Invert Data Enable polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "INV_VS,Invert Vertical synchronization signal" "0,1"
|
|
bitfld.long 0x00 0. "INV_HS,Invert Horizontal synchronization signal" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL_CLR,LCDIFv2 display control Register"
|
|
eventfld.long 0x00 31. "SW_RESET,Software Reset" "0,1"
|
|
eventfld.long 0x00 4. "NEG,Indicates if value at the output (pixel data output) needs to be negated" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "INV_PXCK,Polarity change of Pixel Clock" "0,1"
|
|
eventfld.long 0x00 2. "INV_DE,Invert Data Enable polarity" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "INV_VS,Invert Vertical synchronization signal" "0,1"
|
|
eventfld.long 0x00 0. "INV_HS,Invert Horizontal synchronization signal" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL_TOG,LCDIFv2 display control Register"
|
|
bitfld.long 0x00 31. "SW_RESET,Software Reset" "0,1"
|
|
bitfld.long 0x00 4. "NEG,Indicates if value at the output (pixel data output) needs to be negated" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "INV_PXCK,Polarity change of Pixel Clock" "0,1"
|
|
bitfld.long 0x00 2. "INV_DE,Invert Data Enable polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "INV_VS,Invert Vertical synchronization signal" "0,1"
|
|
bitfld.long 0x00 0. "INV_HS,Invert Horizontal synchronization signal" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "DISP_PARA,Display Parameter Register"
|
|
bitfld.long 0x00 31. "DISP_ON,Display panel On/Off mode" "0: Display Off,1: Display On"
|
|
bitfld.long 0x00 26.--28. "LINE_PATTERN,LCDIFv2 line output order" "0: LINE_PATTERN_0,1: LINE_PATTERN_1,2: LINE_PATTERN_2,3: LINE_PATTERN_3,4: LINE_PATTERN_4,5: LINE_PATTERN_5,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "DISP_MODE,LCDIFv2 operating mode" "0: Normal mode,1: Test Mode1(BGND Color Display),2: Test Mode2(Column Color Bar),3: Test Mode3(Row Color Bar)"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BGND_R,Red component of the default color displayed in the sectors where no layer is active"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "BGND_G,Green component of the default color displayed in the sectors where no layer is active"
|
|
hexmask.long.byte 0x00 0.--7. 1. "BGND_B,Blue component of the default color displayed in the sectors where no layer is active"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "DISP_SIZE,Display Size Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "DELTA_Y,Sets the display size vertical resolution in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "DELTA_X,Sets the display size horizontal resolution in pixels"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "HSYN_PARA,Horizontal Sync Parameter Register"
|
|
hexmask.long.word 0x00 22.--30. 1. "BP_H,HSYNC back-porch pulse width (in pixel clock cycles)"
|
|
hexmask.long.word 0x00 11.--19. 1. "PW_H,HSYNC active pulse width (in pixel clock cycles)"
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "FP_H,HSYNC front-porch pulse width (in pixel clock cycles)"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "VSYN_PARA,Vertical Sync Parameter Register"
|
|
hexmask.long.word 0x00 22.--30. 1. "BP_V,VSYNC back-porch pulse width (in horizontal line cycles)"
|
|
hexmask.long.word 0x00 11.--19. 1. "PW_V,VSYNC active pulse width (in horizontal line cycles)"
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "FP_V,VSYNC front-porch pulse width (in horizontal line cycles)"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "INT_STATUS_D0,Interrupt Status Register for domain 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. "FIFO_EMPTY,Interrupt flag to indicate that which FIFO in the pixel blending underflowed"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DMA_DONE,Interrupt flag to indicate that which PLANE has fetched the last pixel from memory"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DMA_ERR,Interrupt flag to indicate that which PLANE has Read Error on the AXI interface"
|
|
eventfld.long 0x00 2. "VS_BLANK,Interrupt flag to indicate vertical blanking period" "0: Vertical blanking period has not started,1: Vertical blanking period has started"
|
|
newline
|
|
eventfld.long 0x00 1. "UNDERRUN,Interrupt flag to indicate the output buffer underrun condition" "0: Output buffer not underrun,1: Output buffer underrun"
|
|
eventfld.long 0x00 0. "VSYNC,Interrupt flag to indicate that the vertical synchronization phase(The beginning of a frame)" "0: VSYNC has not started,1: VSYNC has started"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "INT_ENABLE_D0,Interrupt Enable Register for domain 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. "FIFO_EMPTY_EN,Enable Interrupt flag to indicate that which FIFO in the pixel blending underflowed"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DMA_DONE_EN,Enable Interrupt flag to indicate that which PLANE has fetched the last pixel from memory"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DMA_ERR_EN,Enable Interrupt flag to indicate that which PLANE has Read Error on the AXI interface"
|
|
bitfld.long 0x00 2. "VS_BLANK_EN,Enable Interrupt flag to indicate vertical blanking period" "0: Vertical blanking start interrupt disable,1: Vertical blanking start interrupt enable"
|
|
newline
|
|
bitfld.long 0x00 1. "UNDERRUN_EN,Enable Interrupt flag to indicate the output buffer underrun condition" "0: Output buffer underrun disable,1: Output buffer underrun enable"
|
|
bitfld.long 0x00 0. "VSYNC_EN,Enable Interrupt flag to indicate that the vertical synchronization phase(The beginning of a frame)" "0: VSYNC interrupt disable,1: VSYNC interrupt enable"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "INT_STATUS_D1,Interrupt Status Register for domain 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. "FIFO_EMPTY,Interrupt flag to indicate that which FIFO in the pixel blending underflowed"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DMA_DONE,Interrupt flag to indicate that which PLANE has fetched the last pixel from memory"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DMA_ERR,Interrupt flag to indicate that which PLANE has Read Error on the AXI interface"
|
|
eventfld.long 0x00 2. "VS_BLANK,Interrupt flag to indicate vertical blanking period" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "UNDERRUN,Interrupt flag to indicate the output buffer underrun condition" "0,1"
|
|
eventfld.long 0x00 0. "VSYNC,Interrupt flag to indicate that the vertical synchronization phase(The beginning of a frame)" "0,1"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "INT_ENABLE_D1,Interrupt Enable Register for domain 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. "FIFO_EMPTY_EN,Enable Interrupt flag to indicate that which FIFO in the pixel blending underflowed"
|
|
hexmask.long.byte 0x00 16.--23. 1. "DMA_DONE_EN,Enable Interrupt flag to indicate that which PLANE has fetched the last pixel from memory"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DMA_ERR_EN,Enable Interrupt flag to indicate that which PLANE has Read Error on the AXI interface"
|
|
bitfld.long 0x00 2. "VS_BLANK_EN,Enable Interrupt flag to indicate vertical blanking period" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "UNDERRUN_EN,Enable Interrupt flag to indicate the output buffer underrun condition" "0,1"
|
|
bitfld.long 0x00 0. "VSYNC_EN,Enable Interrupt flag to indicate that the vertical synchronization phase(The beginning of a frame)" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "PDI_PARA,Parallel Data Interface Parameter Register"
|
|
bitfld.long 0x00 31. "PDI_EN,Enable PDI input data to LCDIFv2 display" "0: Disable PDI input data,1: Enable PDI input data"
|
|
bitfld.long 0x00 30. "PDI_SEL,PDI selected on LCDIFv2 plane number" "0: PDI selected on LCDIFv2 plane 0,1: PDI selected on LCDIFv2 plane 1"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "MODE,The PDI mode for input data format" "0: 32 bpp (ARGB8888),1: 24 bpp (RGB888),2: 24 bpp (RGB666),3: 16 bpp (RGB565),4: 16 bpp (RGB444),5: 16 bpp (RGB555),6: 16 bpp (YCbCr422),?..."
|
|
bitfld.long 0x00 3. "INV_PDI_PXCK,Polarity of PDI input Pixel Clock" "0: Samples data on the falling edge,1: Samples data on the rising edge"
|
|
newline
|
|
bitfld.long 0x00 2. "INV_PDI_DE,Polarity of PDI input Data Enable" "0: Data enable is active HIGH,1: Data enable is active LOW"
|
|
bitfld.long 0x00 1. "INV_PDI_VS,Polarity of PDI input VSYNC" "0: VSYNC is active HIGH,1: VSYNC is active LOW"
|
|
newline
|
|
bitfld.long 0x00 0. "INV_PDI_HS,Polarity of PDI input HSYNC" "0: HSYNC is active HIGH,1: HSYNC is active LOW"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "CTRLDESCL0_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "CTRLDESCL0_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "CTRLDESCL0_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "CTRLDESCL0_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "CTRLDESCL0_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "CTRLDESCL0_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "CSC0_COEF0,Color Space Conversion Coefficient Register 0"
|
|
bitfld.long 0x00 31. "YCBCR_MODE,This bit changes the behavior when performing U/V converting" "0: Converting YUV to RGB data,1: Converting YCbCr to RGB data"
|
|
bitfld.long 0x00 30. "ENABLE,Enable the CSC unit in the LCDIFv2 plane data path" "0: The CSC is bypassed and the input pixels are..,1: The CSC is enabled and the pixels will be.."
|
|
newline
|
|
hexmask.long.word 0x00 18.--28. 1. "C0,Two's compliment Y multiplier coefficient"
|
|
hexmask.long.word 0x00 9.--17. 1. "UV_OFFSET,Two's compliment phase offset implicit for CbCr data"
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "Y_OFFSET,Two's compliment amplitude offset implicit in the Y data"
|
|
group.long 0x21C++0x03
|
|
line.long 0x00 "CSC0_COEF1,Color Space Conversion Coefficient Register 1"
|
|
hexmask.long.word 0x00 16.--26. 1. "C1,Two's compliment Red V/Cr multiplier coefficient"
|
|
hexmask.long.word 0x00 0.--10. 1. "C4,Two's compliment Blue U/Cb multiplier coefficient"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "CSC0_COEF2,Color Space Conversion Coefficient Register 2"
|
|
hexmask.long.word 0x00 16.--26. 1. "C2,Two's compliment Green V/Cr multiplier coefficient"
|
|
hexmask.long.word 0x00 0.--10. 1. "C3,Two's compliment Green U/Cb multiplier coefficient"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "CTRLDESCL1_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "CTRLDESCL1_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "CTRLDESCL1_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "CTRLDESCL1_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "CTRLDESCL1_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x254++0x03
|
|
line.long 0x00 "CTRLDESCL1_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x258++0x03
|
|
line.long 0x00 "CSC1_COEF0,Color Space Conversion Coefficient Register 0"
|
|
bitfld.long 0x00 31. "YCBCR_MODE,This bit changes the behavior when performing U/V converting" "0: Converting YUV to RGB data,1: Converting YCbCr to RGB data"
|
|
bitfld.long 0x00 30. "ENABLE,Enable the CSC unit in the LCDIFv2 plane data path" "0: The CSC is bypassed and the input pixels are..,1: The CSC is enabled and the pixels will be.."
|
|
newline
|
|
hexmask.long.word 0x00 18.--28. 1. "C0,Two's compliment Y multiplier coefficient"
|
|
hexmask.long.word 0x00 9.--17. 1. "UV_OFFSET,Two's compliment phase offset implicit for CbCr data"
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "Y_OFFSET,Two's compliment amplitude offset implicit in the Y data"
|
|
group.long 0x25C++0x03
|
|
line.long 0x00 "CSC1_COEF1,Color Space Conversion Coefficient Register 1"
|
|
hexmask.long.word 0x00 16.--26. 1. "C1,Two's compliment Red V/Cr multiplier coefficient"
|
|
hexmask.long.word 0x00 0.--10. 1. "C4,Two's compliment Blue U/Cb multiplier coefficient"
|
|
group.long 0x260++0x03
|
|
line.long 0x00 "CSC1_COEF2,Color Space Conversion Coefficient Register 2"
|
|
hexmask.long.word 0x00 16.--26. 1. "C2,Two's compliment Green V/Cr multiplier coefficient"
|
|
hexmask.long.word 0x00 0.--10. 1. "C3,Two's compliment Green U/Cb multiplier coefficient"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "CTRLDESCL2_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "CTRLDESCL2_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "CTRLDESCL2_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "CTRLDESCL2_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "CTRLDESCL2_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x294++0x03
|
|
line.long 0x00 "CTRLDESCL2_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "CTRLDESCL3_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "CTRLDESCL3_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "CTRLDESCL3_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "CTRLDESCL3_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "CTRLDESCL3_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x2D4++0x03
|
|
line.long 0x00 "CTRLDESCL3_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "CTRLDESCL4_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "CTRLDESCL4_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "CTRLDESCL4_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "CTRLDESCL4_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "CTRLDESCL4_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x314++0x03
|
|
line.long 0x00 "CTRLDESCL4_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x340++0x03
|
|
line.long 0x00 "CTRLDESCL5_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x344++0x03
|
|
line.long 0x00 "CTRLDESCL5_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x348++0x03
|
|
line.long 0x00 "CTRLDESCL5_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x34C++0x03
|
|
line.long 0x00 "CTRLDESCL5_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x350++0x03
|
|
line.long 0x00 "CTRLDESCL5_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x354++0x03
|
|
line.long 0x00 "CTRLDESCL5_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x380++0x03
|
|
line.long 0x00 "CTRLDESCL6_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x384++0x03
|
|
line.long 0x00 "CTRLDESCL6_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x388++0x03
|
|
line.long 0x00 "CTRLDESCL6_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x38C++0x03
|
|
line.long 0x00 "CTRLDESCL6_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "CTRLDESCL6_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x394++0x03
|
|
line.long 0x00 "CTRLDESCL6_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "CTRLDESCL7_1,Control Descriptor Layer 1 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "HEIGHT,Height of the layer in pixels"
|
|
hexmask.long.word 0x00 0.--11. 1. "WIDTH,Width of the layer in pixels"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "CTRLDESCL7_2,Control Descriptor Layer 2 Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "POSY,The vertical position of top row of the layer where 0 is the top row of the panel only positive values are below the top row of the panel"
|
|
hexmask.long.word 0x00 0.--11. 1. "POSX,The horizontal position of left-hand column of the layer where 0 is the left-hand column of the panel only positive values are to the right the left-hand column of the panel"
|
|
group.long 0x3C8++0x03
|
|
line.long 0x00 "CTRLDESCL7_3,Control Descriptor Layer 3 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Number of bytes between 2 vertically adjacent pixels in system memory"
|
|
group.long 0x3CC++0x03
|
|
line.long 0x00 "CTRLDESCL7_4,Control Descriptor Layer 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address of layer data in the memory"
|
|
group.long 0x3D0++0x03
|
|
line.long 0x00 "CTRLDESCL7_5,Control Descriptor Layer 5 Register"
|
|
bitfld.long 0x00 31. "EN,Enable the layer for DMA" "0: EN_0,1: EN_1"
|
|
bitfld.long 0x00 30. "SHADOW_LOAD_EN,Shadow Load Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "SAFETY_EN,Safety Mode Enable Bit" "0: Safety Mode is disabled,1: Safety Mode is enabled for this layer"
|
|
bitfld.long 0x00 24.--27. "BPP,Layer encoding format (bit per pixel)" "0: BPP_0,1: BPP_1,2: BPP_2,3: BPP_3,4: 16 bpp (RGB565),5: 16 bpp (ARGB1555),6: 16 bpp (ARGB4444),7: YCbCr422 (Only layer 0/1 can support this..,8: 24 bpp (RGB888),9: 32 bpp (ARGB8888),10: 32 bpp (ABGR8888),?..."
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "GLOBAL_ALPHA,Global Alpha"
|
|
bitfld.long 0x00 14.--15. "YUV_FORMAT,The YUV422 input format selection" "0: The YVYU422 8bit sequence is U1 Y1 V1 Y2,1: The YVYU422 8bit sequence is V1 Y1 U1 Y2,2: The YVYU422 8bit sequence is Y1 U1 Y2 V1,3: The YVYU422 8bit sequence is Y1 V1 Y2 U1"
|
|
newline
|
|
bitfld.long 0x00 9. "PD_COLOR_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff color,1: Inversed mode for Porter Duff color"
|
|
bitfld.long 0x00 8. "PD_ALPHA_MODE,PoterDuff alpha mode" "0: Straight mode for Porter Duff alpha,1: Inversed mode for Porter Duff alpha"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "PD_GLOBAL_ALPHA_MODE,PoterDuff global alpha mode" "0: PD_GLOBAL_ALPHA_MODE_0,1: PD_GLOBAL_ALPHA_MODE_1,2: PD_GLOBAL_ALPHA_MODE_2,3: PD_GLOBAL_ALPHA_MODE_3"
|
|
bitfld.long 0x00 4.--5. "PD_FACTOR_MODE,PoterDuff factor mode" "0: PD_FACTOR_MODE_0,1: PD_FACTOR_MODE_1,2: Using straight alpha,3: Using inverse alpha"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AB_MODE,Alpha Blending Mode" "0: No alpha Blending (The SAFETY_EN bit need set..,1: Blend with global ALPHA,2: Blend with embedded ALPHA,3: Blend with PoterDuff enable"
|
|
group.long 0x3D4++0x03
|
|
line.long 0x00 "CTRLDESCL7_6,Control Descriptor Layer 6 Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "BCLR_R,Background R component value"
|
|
hexmask.long.byte 0x00 8.--15. 1. "BCLR_G,Background G component value"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BCLR_B,Background B component value"
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "CLUT_LOAD,LCDIFv2 CLUT load Register"
|
|
bitfld.long 0x00 4.--6. "SEL_CLUT_NUM,Selected CLUT Number" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. "CLUT_UPDATE_EN,CLUT Update Enable" "0,1"
|
|
tree.end
|
|
sif cpuis("IMXRT1173-CM4")||cpuis("IMXRT1175-CM4")||cpuis("IMXRT1176-CM4")
|
|
tree "LMEM (Local Memory Controller)"
|
|
base ad:0xE0082000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "PCCCR,PC bus Cache control register"
|
|
bitfld.long 0x00 31. "GO,Initiate Cache Command" "0: Write: no effect,1: Write: initiate command indicated by bits 27-24"
|
|
bitfld.long 0x00 27. "PUSHW1,Push Way 1" "0: no_operation,1: When setting the GO bit push all modified.."
|
|
newline
|
|
bitfld.long 0x00 26. "INVW1,Invalidate Way 1" "0: no_operation,1: When setting the GO bit invalidate all lines.."
|
|
bitfld.long 0x00 25. "PUSHW0,Push Way 0" "0: no_operation,1: When setting the GO bit push all modified.."
|
|
newline
|
|
bitfld.long 0x00 24. "INVW0,Invalidate Way 0" "0: no_operation,1: When setting the GO bit invalidate all lines.."
|
|
bitfld.long 0x00 3. "PCCR3,Forces no allocation on cache misses" "0: Allocation on cache misses,1: Forces no allocation on cache misses (must.."
|
|
newline
|
|
bitfld.long 0x00 2. "PCCR2,Forces all cacheable spaces to write through" "0: Does NOT force all cacheable spaces to write..,1: Forces all cacheable spaces to write through"
|
|
bitfld.long 0x00 1. "ENWRBUF,Enable Write Buffer" "0: Write buffer disabled,1: Write buffer enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ENCACHE,Cache enable" "0: Cache disabled,1: Cache enabled"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PCCLCR,PC bus Cache line control register"
|
|
bitfld.long 0x00 27. "LACC,Line access type" "0: read,1: write"
|
|
bitfld.long 0x00 26. "LADSEL,Line Address Select" "0: Cache address,1: Physical address"
|
|
newline
|
|
bitfld.long 0x00 24.--25. "LCMD,Line Command" "0: Search and read or write,1: invalidate,2: push,3: clear"
|
|
bitfld.long 0x00 22. "LCWAY,Line Command Way" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LCIMB,Line Command Initial Modified Bit" "0,1"
|
|
bitfld.long 0x00 20. "LCIVB,Line Command Initial Valid Bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "TDSEL,Tag/Data Select" "0: data,1: tag"
|
|
bitfld.long 0x00 14. "WSEL,Way select" "0: Way 0,1: Way 1"
|
|
newline
|
|
hexmask.long.word 0x00 2.--13. 1. "CACHEADDR,Cache address"
|
|
bitfld.long 0x00 0. "LGO,Initiate Cache Line Command" "0: Write: no effect,1: Write: initiate line command indicated by.."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "PCCSAR,PC bus Cache search address register"
|
|
hexmask.long 0x00 1.--31. 1. "PHYADDR,Physical Address"
|
|
bitfld.long 0x00 0. "LGO,Initiate Cache Line Command" "0: Write: no effect,1: Write: initiate line command indicated by.."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "PCCCVR,PC bus Cache read/write value register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Cache read/write Data"
|
|
group.long 0x800++0x03
|
|
line.long 0x00 "PSCCR,PS bus Cache control register"
|
|
bitfld.long 0x00 31. "GO,Initiate Cache Command" "0: Write: no effect,1: Write: initiate command indicated by bits 27-24"
|
|
bitfld.long 0x00 27. "PUSHW1,Push Way 1" "0: no_operation,1: When setting the GO bit push all modified.."
|
|
newline
|
|
bitfld.long 0x00 26. "INVW1,Invalidate Way 1" "0: no_operation,1: When setting the GO bit invalidate all lines.."
|
|
bitfld.long 0x00 25. "PUSHW0,Push Way 0" "0: no_operation,1: When setting the GO bit push all modified.."
|
|
newline
|
|
bitfld.long 0x00 24. "INVW0,Invalidate Way 0" "0: no_operation,1: When setting the GO bit invalidate all lines.."
|
|
bitfld.long 0x00 3. "PSCR3,Forces no allocation on cache misses" "0: Allocation on cache misses,1: Forces no allocation on cache misses (must.."
|
|
newline
|
|
bitfld.long 0x00 2. "PSCR2,Forces all cacheable spaces to write through" "0: Does NOT force all cacheable spaces to write..,1: Forces all cacheable spaces to write through"
|
|
bitfld.long 0x00 1. "ENWRBUF,Enable Write Buffer" "0: Write buffer disabled,1: Write buffer enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ENCACHE,Cache enable" "0: Cache disabled,1: Cache enabled"
|
|
group.long 0x804++0x03
|
|
line.long 0x00 "PSCLCR,PS bus Cache line control register"
|
|
bitfld.long 0x00 27. "LACC,Line access type" "0: read,1: write"
|
|
bitfld.long 0x00 26. "LADSEL,Line Address Select" "0: Cache address,1: Physical address"
|
|
newline
|
|
bitfld.long 0x00 24.--25. "LCMD,Line Command" "0: Search and read or write,1: invalidate,2: push,3: clear"
|
|
bitfld.long 0x00 22. "LCWAY,Line Command Way" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "LCIMB,Line Command Initial Modified Bit" "0,1"
|
|
bitfld.long 0x00 20. "LCIVB,Line Command Initial Valid Bit" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "TDSEL,Tag/Data Select" "0: data,1: tag"
|
|
bitfld.long 0x00 14. "WSEL,Way select" "0: Way 0,1: Way 1"
|
|
newline
|
|
hexmask.long.word 0x00 2.--13. 1. "CACHEADDR,Cache address"
|
|
bitfld.long 0x00 0. "LGO,Initiate Cache Line Command" "0: Write: no effect,1: Write: initiate line command indicated by.."
|
|
group.long 0x808++0x03
|
|
line.long 0x00 "PSCSAR,PS bus Cache search address register"
|
|
hexmask.long 0x00 1.--31. 1. "PHYADDR,Physical Address"
|
|
bitfld.long 0x00 0. "LGO,Initiate Cache Line Command" "0: Write: no effect,1: Write: initiate line command indicated by.."
|
|
group.long 0x80C++0x03
|
|
line.long 0x00 "PSCCVR,PS bus Cache read/write value register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Cache read/write Data"
|
|
tree.end
|
|
endif
|
|
tree "LPI2C (Low Power Inter-Integrated Circuit)"
|
|
repeat 6. (list 1. 2. 3. 4. 5. 6.) (list ad:0x40104000 ad:0x40108000 ad:0x4010C000 ad:0x40110000 ad:0x40C34000 ad:0x40C38000)
|
|
tree "LPI2C$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Specification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter"
|
|
bitfld.long 0x00 8.--11. "MRXFIFO,Master Receive FIFO Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "MTXFIFO,Master Transmit FIFO Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MCR,Master Control"
|
|
bitfld.long 0x00 9. "RRF,Reset Receive FIFO" "0: NO_EFFECT,1: Receive FIFO is reset"
|
|
bitfld.long 0x00 8. "RTF,Reset Transmit FIFO" "0: NO_EFFECT,1: Transmit FIFO is reset"
|
|
newline
|
|
bitfld.long 0x00 3. "DBGEN,Debug Enable" "0: Master is disabled in debug mode,1: Master is enabled in debug mode"
|
|
bitfld.long 0x00 2. "DOZEN,Doze mode enable" "0: Master is enabled in Doze mode,1: Master is disabled in Doze mode"
|
|
newline
|
|
bitfld.long 0x00 1. "RST,Software Reset" "0: Master logic is not reset,1: Master logic is reset"
|
|
bitfld.long 0x00 0. "MEN,Master Enable" "0: Master logic is disabled,1: Master logic is enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "MSR,Master Status"
|
|
rbitfld.long 0x00 25. "BBF,Bus Busy Flag" "0: I2C Bus is idle,1: I2C Bus is busy"
|
|
rbitfld.long 0x00 24. "MBF,Master Busy Flag" "0: I2C Master is idle,1: I2C Master is busy"
|
|
newline
|
|
eventfld.long 0x00 14. "DMF,Data Match Flag" "0: Have not received matching data,1: Have received matching data"
|
|
eventfld.long 0x00 13. "PLTF,Pin Low Timeout Flag" "0: Pin low timeout has not occurred or is disabled,1: Pin low timeout has occurred"
|
|
newline
|
|
eventfld.long 0x00 12. "FEF,FIFO Error Flag" "0: No error,1: Master sending or receiving data without a.."
|
|
eventfld.long 0x00 11. "ALF,Arbitration Lost Flag" "0: Master has not lost arbitration,1: Master has lost arbitration"
|
|
newline
|
|
eventfld.long 0x00 10. "NDF,NACK Detect Flag" "0: Unexpected NACK was not detected,1: Unexpected NACK was detected"
|
|
eventfld.long 0x00 9. "SDF,STOP Detect Flag" "0: Master has not generated a STOP condition,1: Master has generated a STOP condition"
|
|
newline
|
|
eventfld.long 0x00 8. "EPF,End Packet Flag" "0: Master has not generated a STOP or Repeated..,1: Master has generated a STOP or Repeated START.."
|
|
rbitfld.long 0x00 1. "RDF,Receive Data Flag" "0: Receive Data is not ready,1: Receive data is ready"
|
|
newline
|
|
rbitfld.long 0x00 0. "TDF,Transmit Data Flag" "0: Transmit data is not requested,1: Transmit data is requested"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "MIER,Master Interrupt Enable"
|
|
bitfld.long 0x00 14. "DMIE,Data Match Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 13. "PLTIE,Pin Low Timeout Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 12. "FEIE,FIFO Error Interrupt Enable" "0: ENABLED,1: DISABLED"
|
|
bitfld.long 0x00 11. "ALIE,Arbitration Lost Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 10. "NDIE,NACK Detect Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 9. "SDIE,STOP Detect Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 8. "EPIE,End Packet Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 1. "RDIE,Receive Data Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 0. "TDIE,Transmit Data Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "MDER,Master DMA Enable"
|
|
bitfld.long 0x00 1. "RDDE,Receive Data DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
bitfld.long 0x00 0. "TDDE,Transmit Data DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "MCFGR0,Master Configuration 0"
|
|
bitfld.long 0x00 9. "RDMO,Receive Data Match Only" "0: Received data is stored in the receive FIFO,1: Received data is discarded unless the the.."
|
|
bitfld.long 0x00 8. "CIRFIFO,Circular FIFO Enable" "0: Circular FIFO is disabled,1: Circular FIFO is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "HRSEL,Host Request Select" "0: Host request input is pin HREQ,1: Host request input is input trigger"
|
|
bitfld.long 0x00 1. "HRPOL,Host Request Polarity" "0: ACTIVE_LOW,1: ACTIVE_HIGH"
|
|
newline
|
|
bitfld.long 0x00 0. "HREN,Host Request Enable" "0: Host request input is disabled,1: Host request input is enabled"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "MCFGR1,Master Configuration 1"
|
|
bitfld.long 0x00 24.--26. "PINCFG,Pin Configuration" "0: 2-pin open drain mode,1: 2-pin output only mode (ultra-fast mode),2: 2-pin push-pull mode,3: 4-pin push-pull mode,4: 2-pin open drain mode with separate LPI2C slave,5: 2-pin output only mode (ultra-fast mode) with..,6: 2-pin push-pull mode with separate LPI2C slave,7: 4-pin push-pull mode (inverted outputs)"
|
|
bitfld.long 0x00 16.--18. "MATCFG,Match Configuration" "0: Match is disabled,?,2: Match is enabled (1st data word equals..,3: Match is enabled (any data word equals..,4: Match is enabled (1st data word equals..,5: Match is enabled (any data word equals..,6: Match is enabled (1st data word AND..,7: Match is enabled (any data word AND.."
|
|
newline
|
|
bitfld.long 0x00 10. "TIMECFG,Timeout Configuration" "0: MSR[PLTF] sets if SCL is low for longer than..,1: MSR[PLTF] sets if either SCL or SDA is low.."
|
|
bitfld.long 0x00 9. "IGNACK,IGNACK" "0: LPI2C Master receives ACK and NACK normally,1: LPI2C Master treats a received NACK as if it.."
|
|
newline
|
|
bitfld.long 0x00 8. "AUTOSTOP,Automatic STOP Generation" "0: No effect,1: STOP condition is automatically generated.."
|
|
bitfld.long 0x00 0.--2. "PRESCALE,Prescaler" "0: DIVIDE_BY_1,1: DIVIDE_BY_2,2: DIVIDE_BY_4,3: DIVIDE_BY_8,4: DIVIDE_BY_16,5: DIVIDE_BY_32,6: DIVIDE_BY_64,7: DIVIDE_BY_128"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "MCFGR2,Master Configuration 2"
|
|
bitfld.long 0x00 24.--27. "FILTSDA,Glitch Filter SDA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "FILTSCL,Glitch Filter SCL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "BUSIDLE,Bus Idle Timeout"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "MCFGR3,Master Configuration 3"
|
|
hexmask.long.word 0x00 8.--19. 1. "PINLOW,Pin Low Timeout"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "MDMR,Master Data Match"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MATCH1,Match 1 Value"
|
|
hexmask.long.byte 0x00 0.--7. 1. "MATCH0,Match 0 Value"
|
|
repeat 2. (strings "0" "1" )(list 0x0 0x8 )
|
|
group.long ($2+0x48)++0x03
|
|
line.long 0x00 "MCCR$1,Master Clock Configuration $1"
|
|
bitfld.long 0x00 24.--29. "DATAVD,Data Valid Delay" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 16.--21. "SETHOLD,Setup Hold Delay" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 8.--13. "CLKHI,Clock High Period" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 0.--5. "CLKLO,Clock Low Period" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
repeat.end
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "MFCR,Master FIFO Control"
|
|
bitfld.long 0x00 16.--17. "RXWATER,Receive FIFO Watermark" "0,1,2,3"
|
|
bitfld.long 0x00 0.--1. "TXWATER,Transmit FIFO Watermark" "0,1,2,3"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "MFSR,Master FIFO Status"
|
|
bitfld.long 0x00 16.--18. "RXCOUNT,Receive FIFO Count" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. "TXCOUNT,Transmit FIFO Count" "0,1,2,3,4,5,6,7"
|
|
wgroup.long 0x60++0x03
|
|
line.long 0x00 "MTDR,Master Transmit Data"
|
|
bitfld.long 0x00 8.--10. "CMD,Command Data" "0: TRANSMIT_DATA_7_THROUGH_0,1: RECEIVE_DATA_7_THROUGH_0_PLUS_ONE,2: GENERATE_STOP_CONDITION,3: RECEIVE_AND_DISCARD_DATA_7_THROUGH_0_PLUS_ONE,4: Generate (repeated) START and transmit..,5: Generate (repeated) START and transmit..,6: Generate (repeated) START and transmit..,7: Generate (repeated) START and transmit.."
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA,Transmit Data"
|
|
rgroup.long 0x70++0x03
|
|
line.long 0x00 "MRDR,Master Receive Data"
|
|
bitfld.long 0x00 14. "RXEMPTY,RX Empty" "0: Receive FIFO is not empty,1: Receive FIFO is empty"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA,Receive Data"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "SCR,Slave Control"
|
|
bitfld.long 0x00 9. "RRF,Reset Receive FIFO" "0: NO_EFFECT,1: Receive Data Register is now empty"
|
|
bitfld.long 0x00 8. "RTF,Reset Transmit FIFO" "0: NO_EFFECT,1: Transmit Data Register is now empty"
|
|
newline
|
|
bitfld.long 0x00 5. "FILTDZ,Filter Doze Enable" "0: Filter remains enabled in Doze mode,1: Filter is disabled in Doze mode"
|
|
bitfld.long 0x00 4. "FILTEN,Filter Enable" "0: Disable digital filter and output delay..,1: Enable digital filter and output delay.."
|
|
newline
|
|
bitfld.long 0x00 1. "RST,Software Reset" "0: Slave mode logic is not reset,1: Slave mode logic is reset"
|
|
bitfld.long 0x00 0. "SEN,Slave Enable" "0: I2C Slave mode is disabled,1: I2C Slave mode is enabled"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "SSR,Slave Status"
|
|
rbitfld.long 0x00 25. "BBF,Bus Busy Flag" "0: I2C Bus is idle,1: I2C Bus is busy"
|
|
rbitfld.long 0x00 24. "SBF,Slave Busy Flag" "0: I2C Slave is idle,1: I2C Slave is busy"
|
|
newline
|
|
rbitfld.long 0x00 15. "SARF,SMBus Alert Response Flag" "0: SMBus Alert Response is disabled or not..,1: SMBus Alert Response is enabled and detected"
|
|
rbitfld.long 0x00 14. "GCF,General Call Flag" "0: Slave has not detected the General Call..,1: Slave has detected the General Call Address"
|
|
newline
|
|
rbitfld.long 0x00 13. "AM1F,Address Match 1 Flag" "0: Have not received an ADDR1 or ADDR0/ADDR1..,1: Have received an ADDR1 or ADDR0/ADDR1 range.."
|
|
rbitfld.long 0x00 12. "AM0F,Address Match 0 Flag" "0: Have not received an ADDR0 matching address,1: Have received an ADDR0 matching address"
|
|
newline
|
|
eventfld.long 0x00 11. "FEF,FIFO Error Flag" "0: FIFO underflow or overflow was not detected,1: FIFO underflow or overflow was detected"
|
|
eventfld.long 0x00 10. "BEF,Bit Error Flag" "0: Slave has not detected a bit error,1: Slave has detected a bit error"
|
|
newline
|
|
eventfld.long 0x00 9. "SDF,STOP Detect Flag" "0: Slave has not detected a STOP condition,1: Slave has detected a STOP condition"
|
|
eventfld.long 0x00 8. "RSF,Repeated Start Flag" "0: Slave has not detected a Repeated START..,1: Slave has detected a Repeated START condition"
|
|
newline
|
|
rbitfld.long 0x00 3. "TAF,Transmit ACK Flag" "0: Transmit ACK/NACK is not required,1: Transmit ACK/NACK is required"
|
|
rbitfld.long 0x00 2. "AVF,Address Valid Flag" "0: Address Status Register is not valid,1: Address Status Register is valid"
|
|
newline
|
|
rbitfld.long 0x00 1. "RDF,Receive Data Flag" "0: Receive data is not ready,1: Receive data is ready"
|
|
rbitfld.long 0x00 0. "TDF,Transmit Data Flag" "0: Transmit data not requested,1: Transmit data is requested"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "SIER,Slave Interrupt Enable"
|
|
bitfld.long 0x00 15. "SARIE,SMBus Alert Response Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 14. "GCIE,General Call Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 13. "AM1IE,Address Match 1 Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 12. "AM0IE,Address Match 0 Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 11. "FEIE,FIFO Error Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 10. "BEIE,Bit Error Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 9. "SDIE,STOP Detect Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 8. "RSIE,Repeated Start Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 3. "TAIE,Transmit ACK Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 2. "AVIE,Address Valid Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 1. "RDIE,Receive Data Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 0. "TDIE,Transmit Data Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "SDER,Slave DMA Enable"
|
|
bitfld.long 0x00 2. "AVDE,Address Valid DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
bitfld.long 0x00 1. "RDDE,Receive Data DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "TDDE,Transmit Data DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "SCFGR1,Slave Configuration 1"
|
|
bitfld.long 0x00 16.--18. "ADDRCFG,Address Configuration" "0: Address match 0 (7-bit),1: Address match 0 (10-bit),2: Address match 0 (7-bit) or Address match 1..,3: Address match 0 (10-bit) or Address match 1..,4: Address match 0 (7-bit) or Address match 1..,5: Address match 0 (10-bit) or Address match 1..,6: From Address match 0 (7-bit) to Address match..,7: From Address match 0 (10-bit) to Address.."
|
|
bitfld.long 0x00 13. "HSMEN,High Speed Mode Enable" "0: Disables detection of HS-mode master code,1: Enables detection of HS-mode master code"
|
|
newline
|
|
bitfld.long 0x00 12. "IGNACK,Ignore NACK" "0: Slave ends transfer when NACK is detected,1: Slave does not end transfer when NACK detected"
|
|
bitfld.long 0x00 11. "RXCFG,Receive Data Configuration" "0: Reading the Receive Data register returns..,1: Reading the Receive Data register when the.."
|
|
newline
|
|
bitfld.long 0x00 10. "TXCFG,Transmit Flag Configuration" "0: Transmit Data Flag only asserts during a..,1: Transmit Data Flag asserts whenever the.."
|
|
bitfld.long 0x00 9. "SAEN,SMBus Alert Enable" "0: Disables match on SMBus Alert,1: Enables match on SMBus Alert"
|
|
newline
|
|
bitfld.long 0x00 8. "GCEN,General Call Enable" "0: General Call address is disabled,1: General Call address is enabled"
|
|
bitfld.long 0x00 3. "ACKSTALL,ACK SCL Stall" "0: Clock stretching is disabled,1: Clock stretching is enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "TXDSTALL,TX Data SCL Stall" "0: Clock stretching is disabled,1: Clock stretching is enabled"
|
|
bitfld.long 0x00 1. "RXSTALL,RX SCL Stall" "0: Clock stretching is disabled,1: Clock stretching is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ADRSTALL,Address SCL Stall" "0: Clock stretching is disabled,1: Clock stretching is enabled"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "SCFGR2,Slave Configuration 2"
|
|
bitfld.long 0x00 24.--27. "FILTSDA,Glitch Filter SDA" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "FILTSCL,Glitch Filter SCL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--13. "DATAVD,Data Valid Delay" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 0.--3. "CLKHOLD,Clock Hold Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "SAMR,Slave Address Match"
|
|
hexmask.long.word 0x00 17.--26. 1. "ADDR1,Address 1 Value"
|
|
hexmask.long.word 0x00 1.--10. 1. "ADDR0,Address 0 Value"
|
|
rgroup.long 0x150++0x03
|
|
line.long 0x00 "SASR,Slave Address Status"
|
|
bitfld.long 0x00 14. "ANV,Address Not Valid" "0: Received Address (RADDR) is valid,1: Received Address (RADDR) is not valid"
|
|
hexmask.long.word 0x00 0.--10. 1. "RADDR,Received Address"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "STAR,Slave Transmit ACK"
|
|
bitfld.long 0x00 0. "TXNACK,Transmit NACK" "0: Write a Transmit ACK for each received word,1: Write a Transmit NACK for each received word"
|
|
wgroup.long 0x160++0x03
|
|
line.long 0x00 "STDR,Slave Transmit Data"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA,Transmit Data"
|
|
rgroup.long 0x170++0x03
|
|
line.long 0x00 "SRDR,Slave Receive Data"
|
|
bitfld.long 0x00 15. "SOF,Start Of Frame" "0: Indicates this is not the first data word..,1: Indicates this is the first data word since a.."
|
|
bitfld.long 0x00 14. "RXEMPTY,RX Empty" "0: The Receive Data Register is not empty,1: The Receive Data Register is empty"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "DATA,Receive Data"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "LPSPI (Low Power Serial Peripheral Interface)"
|
|
repeat 6. (list 1. 2. 3. 4. 5. 6.) (list ad:0x40114000 ad:0x40118000 ad:0x4011C000 ad:0x40120000 ad:0x40C2C000 ad:0x40C30000)
|
|
tree "LPSPI$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Module Identification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter"
|
|
hexmask.long.byte 0x00 16.--23. 1. "PCSNUM,PCS Number"
|
|
hexmask.long.byte 0x00 8.--15. 1. "RXFIFO,Receive FIFO Size"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "TXFIFO,Transmit FIFO Size"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CR,Control"
|
|
bitfld.long 0x00 9. "RRF,Reset Receive FIFO" "0: NO_EFFECT,1: Reset the Receive FIFO"
|
|
bitfld.long 0x00 8. "RTF,Reset Transmit FIFO" "0: NO_EFFECT,1: Reset the Transmit FIFO"
|
|
newline
|
|
bitfld.long 0x00 3. "DBGEN,Debug Enable" "0: LPSPI module is disabled in debug mode,1: LPSPI module is enabled in debug mode"
|
|
bitfld.long 0x00 2. "DOZEN,Doze Mode Enable" "0: LPSPI module is enabled in Doze mode,1: LPSPI module is disabled in Doze mode"
|
|
newline
|
|
bitfld.long 0x00 1. "RST,Software Reset" "0: Module is not reset,1: Module is reset"
|
|
bitfld.long 0x00 0. "MEN,Module Enable" "0: Module is disabled,1: Module is enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SR,Status"
|
|
rbitfld.long 0x00 24. "MBF,Module Busy Flag" "0: LPSPI is idle,1: LPSPI is busy"
|
|
eventfld.long 0x00 13. "DMF,Data Match Flag" "0: Have not received matching data,1: Have received matching data"
|
|
newline
|
|
eventfld.long 0x00 12. "REF,Receive Error Flag" "0: Receive FIFO has not overflowed,1: Receive FIFO has overflowed"
|
|
eventfld.long 0x00 11. "TEF,Transmit Error Flag" "0: Transmit FIFO underrun has not occurred,1: Transmit FIFO underrun has occurred"
|
|
newline
|
|
eventfld.long 0x00 10. "TCF,Transfer Complete Flag" "0: All transfers have not completed,1: All transfers have completed"
|
|
eventfld.long 0x00 9. "FCF,Frame Complete Flag" "0: Frame transfer has not completed,1: Frame transfer has completed"
|
|
newline
|
|
eventfld.long 0x00 8. "WCF,Word Complete Flag" "0: Transfer of a received word has not yet..,1: Transfer of a received word has completed"
|
|
rbitfld.long 0x00 1. "RDF,Receive Data Flag" "0: Receive Data is not ready,1: Receive data is ready"
|
|
newline
|
|
rbitfld.long 0x00 0. "TDF,Transmit Data Flag" "0: Transmit data not requested,1: Transmit data is requested"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "IER,Interrupt Enable"
|
|
bitfld.long 0x00 13. "DMIE,Data Match Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 12. "REIE,Receive Error Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 11. "TEIE,Transmit Error Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 10. "TCIE,Transfer Complete Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 9. "FCIE,Frame Complete Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 8. "WCIE,Word Complete Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
newline
|
|
bitfld.long 0x00 1. "RDIE,Receive Data Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
bitfld.long 0x00 0. "TDIE,Transmit Data Interrupt Enable" "0: DISABLED,1: ENABLED"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DER,DMA Enable"
|
|
bitfld.long 0x00 1. "RDDE,Receive Data DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
bitfld.long 0x00 0. "TDDE,Transmit Data DMA Enable" "0: DMA request is disabled,1: DMA request is enabled"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "CFGR0,Configuration 0"
|
|
bitfld.long 0x00 9. "RDMO,Receive Data Match Only" "0: Received data is stored in the receive FIFO..,1: Received data is discarded unless the SR[DMF].."
|
|
bitfld.long 0x00 8. "CIRFIFO,Circular FIFO Enable" "0: Circular FIFO is disabled,1: Circular FIFO is enabled"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CFGR1,Configuration 1"
|
|
bitfld.long 0x00 27. "PCSCFG,Peripheral Chip Select Configuration" "0: PCS[3:2] are configured for chip select..,1: PCS[3:2] are configured for half-duplex 4-bit.."
|
|
bitfld.long 0x00 26. "OUTCFG,Output Configuration" "0: Output data retains last value when chip..,1: Output data is tristated when chip select is.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "PINCFG,Pin Configuration" "0: SIN is used for input data and SOUT is used..,1: SIN is used for both input and output data..,2: SOUT is used for both input and output data..,3: SOUT is used for input data and SIN is used.."
|
|
bitfld.long 0x00 16.--18. "MATCFG,Match Configuration" "0: Match is disabled,?,2: Match is enabled is 1st data word is MATCH0..,3: Match is enabled on any data word equal..,4: Match is enabled on data match sequence,5: Match is enabled on data match sequence,6: ENABLED_DATAMATCH_110,7: ENABLED_DATAMATCH_111"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "PCSPOL,Peripheral Chip Select Polarity" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 3. "NOSTALL,No Stall" "0: Transfers stall when the transmit FIFO is empty,1: Transfers do not stall allowing transmit FIFO.."
|
|
newline
|
|
bitfld.long 0x00 2. "AUTOPCS,Automatic PCS" "0: Automatic PCS generation is disabled,1: Automatic PCS generation is enabled"
|
|
bitfld.long 0x00 1. "SAMPLE,Sample Point" "0: Input data is sampled on SCK edge,1: Input data is sampled on delayed SCK edge"
|
|
newline
|
|
bitfld.long 0x00 0. "MASTER,Master Mode" "0: SLAVE_MODE,1: MASTER_MODE"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DMR0,Data Match 0"
|
|
hexmask.long 0x00 0.--31. 1. "MATCH0,Match 0 Value"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "DMR1,Data Match 1"
|
|
hexmask.long 0x00 0.--31. 1. "MATCH1,Match 1 Value"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "CCR,Clock Configuration"
|
|
hexmask.long.byte 0x00 24.--31. 1. "SCKPCS,SCK-to-PCS Delay"
|
|
hexmask.long.byte 0x00 16.--23. 1. "PCSSCK,PCS-to-SCK Delay"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "DBT,Delay Between Transfers"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SCKDIV,SCK Divider"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "FCR,FIFO Control"
|
|
bitfld.long 0x00 16.--19. "RXWATER,Receive FIFO Watermark" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "TXWATER,Transmit FIFO Watermark" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "FSR,FIFO Status"
|
|
bitfld.long 0x00 16.--20. "RXCOUNT,Receive FIFO Count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 0.--4. "TXCOUNT,Transmit FIFO Count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "TCR,Transmit Command"
|
|
bitfld.long 0x00 31. "CPOL,Clock Polarity" "0: The inactive state value of SCK is low,1: The inactive state value of SCK is high"
|
|
bitfld.long 0x00 30. "CPHA,Clock Phase" "0: CAPTURED,1: CHANGED"
|
|
newline
|
|
bitfld.long 0x00 27.--29. "PRESCALE,Prescaler Value" "0: Divide by 1,1: Divide by 2,2: Divide by 4,3: Divide by 8,4: Divide by 16,5: Divide by 32,6: Divide by 64,7: Divide by 128"
|
|
bitfld.long 0x00 24.--25. "PCS,Peripheral Chip Select" "0: Transfer using PCS[0],1: Transfer using PCS[1],2: Transfer using PCS[2],3: Transfer using PCS[3]"
|
|
newline
|
|
bitfld.long 0x00 23. "LSBF,LSB First" "0: Data is transferred MSB first,1: Data is transferred LSB first"
|
|
bitfld.long 0x00 22. "BYSW,Byte Swap" "0: Byte swap is disabled,1: Byte swap is enabled"
|
|
newline
|
|
bitfld.long 0x00 21. "CONT,Continuous Transfer" "0: Continuous transfer is disabled,1: Continuous transfer is enabled"
|
|
bitfld.long 0x00 20. "CONTC,Continuing Command" "0: Command word for start of new transfer,1: Command word for continuing transfer"
|
|
newline
|
|
bitfld.long 0x00 19. "RXMSK,Receive Data Mask" "0: Normal transfer,1: Receive data is masked"
|
|
bitfld.long 0x00 18. "TXMSK,Transmit Data Mask" "0: Normal transfer,1: Mask transmit data"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "WIDTH,Transfer Width" "0: 1 bit transfer,1: 2 bit transfer,2: 4 bit transfer,?..."
|
|
hexmask.long.word 0x00 0.--11. 1. "FRAMESZ,Frame Size"
|
|
wgroup.long 0x64++0x03
|
|
line.long 0x00 "TDR,Transmit Data"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Transmit Data"
|
|
rgroup.long 0x70++0x03
|
|
line.long 0x00 "RSR,Receive Status"
|
|
bitfld.long 0x00 1. "RXEMPTY,RX FIFO Empty" "0: RX FIFO is not empty,1: RX FIFO is empty"
|
|
bitfld.long 0x00 0. "SOF,Start Of Frame" "0: Subsequent data word received after PCS..,1: First data word received after PCS assertion"
|
|
rgroup.long 0x74++0x03
|
|
line.long 0x00 "RDR,Receive Data"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Receive Data"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "LPUART (Low Power Universal Asynchronous Receiver/ Transmitter)"
|
|
repeat 12. (list 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.) (list ad:0x4007C000 ad:0x40080000 ad:0x40084000 ad:0x40088000 ad:0x4008C000 ad:0x40090000 ad:0x40094000 ad:0x40098000 ad:0x4009C000 ad:0x400A0000 ad:0x40C24000 ad:0x40C28000)
|
|
tree "LPUART$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Identification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. "RXFIFO,Receive FIFO Size"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TXFIFO,Transmit FIFO Size"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "GLOBAL,LPUART Global Register"
|
|
bitfld.long 0x00 1. "RST,Software Reset" "0: Module is not reset,1: Module is reset"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "PINCFG,LPUART Pin Configuration Register"
|
|
bitfld.long 0x00 0.--1. "TRGSEL,Trigger Select" "0: Input trigger is disabled,1: Input trigger is used instead of RXD pin input,2: Input trigger is used instead of CTS_B pin..,3: Input trigger is used to modulate the TXD pin.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "BAUD,LPUART Baud Rate Register"
|
|
bitfld.long 0x00 31. "MAEN1,Match Address Mode Enable 1" "0: Normal operation,1: Enables automatic address matching or data.."
|
|
bitfld.long 0x00 30. "MAEN2,Match Address Mode Enable 2" "0: Normal operation,1: Enables automatic address matching or data.."
|
|
newline
|
|
bitfld.long 0x00 29. "M10,10-bit Mode select" "0: Receiver and transmitter use 7-bit to 9-bit..,1: Receiver and transmitter use 10-bit data.."
|
|
bitfld.long 0x00 24.--28. "OSR,Oversampling Ratio" "0: Writing 0 to this field results in an..,?,?,3: Oversampling ratio of 4 requires BOTHEDGE to..,4: Oversampling ratio of 5 requires BOTHEDGE to..,5: Oversampling ratio of 6 requires BOTHEDGE to..,6: Oversampling ratio of 7 requires BOTHEDGE to..,7: Oversampling ratio of 8,8: Oversampling ratio of 9,9: Oversampling ratio of 10,10: Oversampling ratio of 11,11: Oversampling ratio of 12,12: Oversampling ratio of 13,13: Oversampling ratio of 14,14: Oversampling ratio of 15,15: Oversampling ratio of 16,16: Oversampling ratio of 17,17: Oversampling ratio of 18,18: Oversampling ratio of 19,19: Oversampling ratio of 20,20: Oversampling ratio of 21,21: Oversampling ratio of 22,22: Oversampling ratio of 23,23: Oversampling ratio of 24,24: Oversampling ratio of 25,25: Oversampling ratio of 26,26: Oversampling ratio of 27,27: Oversampling ratio of 28,28: Oversampling ratio of 29,29: Oversampling ratio of 30,30: Oversampling ratio of 31,31: Oversampling ratio of 32"
|
|
newline
|
|
bitfld.long 0x00 23. "TDMAE,Transmitter DMA Enable" "0: DMA request disabled,1: DMA request enabled"
|
|
bitfld.long 0x00 21. "RDMAE,Receiver Full DMA Enable" "0: DMA request disabled,1: DMA request enabled"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "MATCFG,Match Configuration" "0: Address Match Wakeup,1: Idle Match Wakeup,2: Match On and Match Off,3: Enables RWU on Data Match and Match On/Off.."
|
|
bitfld.long 0x00 17. "BOTHEDGE,Both Edge Sampling" "0: Receiver samples input data using the rising..,1: Receiver samples input data using the rising.."
|
|
newline
|
|
bitfld.long 0x00 16. "RESYNCDIS,Resynchronization Disable" "0: Resynchronization during received data word..,1: Resynchronization during received data word.."
|
|
bitfld.long 0x00 15. "LBKDIE,LIN Break Detect Interrupt Enable" "0: Hardware interrupts from STAT[LBKDIF] flag..,1: Hardware interrupt is requested when.."
|
|
newline
|
|
bitfld.long 0x00 14. "RXEDGIE,RX Input Active Edge Interrupt Enable" "0: Hardware interrupts from STAT[RXEDGIF] are..,1: Hardware interrupt is requested when.."
|
|
bitfld.long 0x00 13. "SBNS,Stop Bit Number Select" "0: One stop bit,1: Two stop bits"
|
|
newline
|
|
hexmask.long.word 0x00 0.--12. 1. "SBR,Baud Rate Modulo Divisor"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "STAT,LPUART Status Register"
|
|
eventfld.long 0x00 31. "LBKDIF,LIN Break Detect Interrupt Flag" "0: No LIN break character has been detected,1: LIN break character has been detected"
|
|
eventfld.long 0x00 30. "RXEDGIF,RXD Pin Active Edge Interrupt Flag" "0: No active edge on the receive pin has occurred,1: An active edge on the receive pin has occurred"
|
|
newline
|
|
bitfld.long 0x00 29. "MSBF,MSB First" "0: LSB (bit0) is the first bit that is..,1: MSB (identified as bit9 bit8 bit7 or bit6) is.."
|
|
bitfld.long 0x00 28. "RXINV,Receive Data Inversion" "0: Receive data not inverted,1: Receive data inverted"
|
|
newline
|
|
bitfld.long 0x00 27. "RWUID,Receive Wake Up Idle Detect" "0: During receive standby state (RWU = 1) the..,1: During receive standby state (RWU = 1) the.."
|
|
bitfld.long 0x00 26. "BRK13,Break Character Generation Length" "0: Break character is transmitted with length of..,1: Break character is transmitted with length of.."
|
|
newline
|
|
bitfld.long 0x00 25. "LBKDE,LIN Break Detection Enable" "0: LIN break detect is disabled normal break..,1: LIN break detect is enabled"
|
|
rbitfld.long 0x00 24. "RAF,Receiver Active Flag" "0: LPUART receiver idle waiting for a start bit,1: LPUART receiver active (RXD input not idle)"
|
|
newline
|
|
rbitfld.long 0x00 23. "TDRE,Transmit Data Register Empty Flag" "0: Transmit FIFO level is greater than watermark,1: Transmit FIFO level is equal or less than.."
|
|
rbitfld.long 0x00 22. "TC,Transmission Complete Flag" "0: Transmitter active (sending data a preamble..,1: Transmitter idle (transmission activity.."
|
|
newline
|
|
rbitfld.long 0x00 21. "RDRF,Receive Data Register Full Flag" "0: Receive FIFO level is less than watermark,1: Receive FIFO level is equal or greater than.."
|
|
eventfld.long 0x00 20. "IDLE,Idle Line Flag" "0: No idle line detected,1: Idle line is detected"
|
|
newline
|
|
eventfld.long 0x00 19. "OR,Receiver Overrun Flag" "0: No overrun,1: Receive overrun (new LPUART data lost)"
|
|
eventfld.long 0x00 18. "NF,Noise Flag" "0: No noise detected,1: Noise detected in the received character in.."
|
|
newline
|
|
eventfld.long 0x00 17. "FE,Framing Error Flag" "0: No framing error detected,1: Framing error"
|
|
eventfld.long 0x00 16. "PF,Parity Error Flag" "0: No parity error,1: Parity error"
|
|
newline
|
|
eventfld.long 0x00 15. "MA1F,Match 1 Flag" "0: Received data is not equal to MA1,1: Received data is equal to MA1"
|
|
eventfld.long 0x00 14. "MA2F,Match 2 Flag" "0: Received data is not equal to MA2,1: Received data is equal to MA2"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "CTRL,LPUART Control Register"
|
|
bitfld.long 0x00 31. "R8T9,Receive Bit 8 / Transmit Bit 9" "0,1"
|
|
bitfld.long 0x00 30. "R9T8,Receive Bit 9 / Transmit Bit 8" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "TXDIR,TXD Pin Direction in Single-Wire Mode" "0: TXD pin is an input in single-wire mode,1: TXD pin is an output in single-wire mode"
|
|
bitfld.long 0x00 28. "TXINV,Transmit Data Inversion" "0: Transmit data not inverted,1: Transmit data inverted"
|
|
newline
|
|
bitfld.long 0x00 27. "ORIE,Overrun Interrupt Enable" "0: OR interrupts disabled use polling,1: Hardware interrupt is requested when OR is set"
|
|
bitfld.long 0x00 26. "NEIE,Noise Error Interrupt Enable" "0: NF interrupts disabled use polling,1: Hardware interrupt is requested when NF is set"
|
|
newline
|
|
bitfld.long 0x00 25. "FEIE,Framing Error Interrupt Enable" "0: FE interrupts disabled use polling,1: Hardware interrupt is requested when FE is set"
|
|
bitfld.long 0x00 24. "PEIE,Parity Error Interrupt Enable" "0: PF interrupts disabled use polling),1: Hardware interrupt is requested when PF is set"
|
|
newline
|
|
bitfld.long 0x00 23. "TIE,Transmit Interrupt Enable" "0: Hardware interrupts from TDRE disabled,1: Hardware interrupt is requested when TDRE.."
|
|
bitfld.long 0x00 22. "TCIE,Transmission Complete Interrupt Enable for" "0: Hardware interrupts from TC disabled,1: Hardware interrupt is requested when TC flag.."
|
|
newline
|
|
bitfld.long 0x00 21. "RIE,Receiver Interrupt Enable" "0: Hardware interrupts from RDRF disabled,1: Hardware interrupt is requested when RDRF.."
|
|
bitfld.long 0x00 20. "ILIE,Idle Line Interrupt Enable" "0: Hardware interrupts from IDLE disabled use..,1: Hardware interrupt is requested when IDLE.."
|
|
newline
|
|
bitfld.long 0x00 19. "TE,Transmitter Enable" "0: Transmitter disabled,1: Transmitter enabled"
|
|
bitfld.long 0x00 18. "RE,Receiver Enable" "0: Receiver disabled,1: Receiver enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "RWU,Receiver Wakeup Control" "0: Normal receiver operation,1: LPUART receiver in standby waiting for wakeup.."
|
|
bitfld.long 0x00 16. "SBK,Send Break" "0: Normal transmitter operation,1: Queue break character(s) to be sent"
|
|
newline
|
|
bitfld.long 0x00 15. "MA1IE,Match 1 Interrupt Enable" "0: MA1F interrupt disabled,1: MA1F interrupt enabled"
|
|
bitfld.long 0x00 14. "MA2IE,Match 2 Interrupt Enable" "0: MA2F interrupt disabled,1: MA2F interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "M7,7-Bit Mode Select" "0: Receiver and transmitter use 8-bit to 10-bit..,1: Receiver and transmitter use 7-bit data.."
|
|
bitfld.long 0x00 8.--10. "IDLECFG,Idle Configuration" "0: 1 idle character,1: 2 idle characters,2: 4 idle characters,3: 8 idle characters,4: 16 idle characters,5: 32 idle characters,6: 64 idle characters,7: 128 idle characters"
|
|
newline
|
|
bitfld.long 0x00 7. "LOOPS,Loop Mode Select" "0: Normal operation - RXD and TXD use separate..,1: Loop mode or single-wire mode where.."
|
|
bitfld.long 0x00 6. "DOZEEN,Doze Enable" "0: LPUART is enabled in Doze mode,1: LPUART is disabled in Doze mode"
|
|
newline
|
|
bitfld.long 0x00 5. "RSRC,Receiver Source Select" "0: Provided LOOPS is set RSRC is cleared selects..,1: Single-wire LPUART mode where the TXD pin is.."
|
|
bitfld.long 0x00 4. "M,9-Bit or 8-Bit Mode Select" "0: Receiver and transmitter use 8-bit data..,1: Receiver and transmitter use 9-bit data.."
|
|
newline
|
|
bitfld.long 0x00 3. "WAKE,Receiver Wakeup Method Select" "0: Configures RWU for idle-line wakeup,1: Configures RWU with address-mark wakeup"
|
|
bitfld.long 0x00 2. "ILT,Idle Line Type Select" "0: Idle character bit count starts after start bit,1: Idle character bit count starts after stop bit"
|
|
newline
|
|
bitfld.long 0x00 1. "PE,Parity Enable" "0: No hardware parity generation or checking,1: Parity enabled"
|
|
bitfld.long 0x00 0. "PT,Parity Type" "0: Even parity,1: Odd parity"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DATA,LPUART Data Register"
|
|
rbitfld.long 0x00 15. "NOISY,Noisy Data Received" "0: The dataword is received without noise,1: The data is received with noise"
|
|
rbitfld.long 0x00 14. "PARITYE,Parity Error" "0: The dataword is received without a parity error,1: The dataword is received with a parity error"
|
|
newline
|
|
bitfld.long 0x00 13. "FRETSC,Frame Error / Transmit Special Character" "0: The dataword is received without a frame..,1: The dataword is received with a frame error.."
|
|
rbitfld.long 0x00 12. "RXEMPT,Receive Buffer Empty" "0: Receive buffer contains valid data,1: Receive buffer is empty data returned on read.."
|
|
newline
|
|
rbitfld.long 0x00 11. "IDLINE,Idle Line" "0: Receiver was not idle before receiving this..,1: Receiver was idle before receiving this.."
|
|
bitfld.long 0x00 9. "R9T9,R9T9" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "R8T8,R8T8" "0,1"
|
|
bitfld.long 0x00 7. "R7T7,R7T7" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "R6T6,R6T6" "0,1"
|
|
bitfld.long 0x00 5. "R5T5,R5T5" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "R4T4,R4T4" "0,1"
|
|
bitfld.long 0x00 3. "R3T3,R3T3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "R2T2,R2T2" "0,1"
|
|
bitfld.long 0x00 1. "R1T1,R1T1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "R0T0,R0T0" "0,1"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "MATCH,LPUART Match Address Register"
|
|
hexmask.long.word 0x00 16.--25. 1. "MA2,Match Address 2"
|
|
hexmask.long.word 0x00 0.--9. 1. "MA1,Match Address 1"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "MODIR,LPUART Modem IrDA Register"
|
|
bitfld.long 0x00 18. "IREN,Infrared enable" "0: IR disabled,1: IR enabled"
|
|
bitfld.long 0x00 16.--17. "TNP,Transmitter narrow pulse" "0: ONE_SAMPLE,1: TWO_SAMPLE,2: THREE_SAMPLE,3: FOUR_SAMPLE"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "RTSWATER,Receive RTS Configuration" "0,1,2,3"
|
|
bitfld.long 0x00 5. "TXCTSSRC,Transmit CTS Source" "0: CTS input is the CTS_B pin,1: CTS input is an internal connection to the.."
|
|
newline
|
|
bitfld.long 0x00 4. "TXCTSC,Transmit CTS Configuration" "0: CTS input is sampled at the start of each..,1: CTS input is sampled when the transmitter is.."
|
|
bitfld.long 0x00 3. "RXRTSE,Receiver request-to-send enable" "0: The receiver has no effect on RTS,1: RTS is deasserted if the receiver data.."
|
|
newline
|
|
bitfld.long 0x00 2. "TXRTSPOL,Transmitter request-to-send polarity" "0: Transmitter RTS is active low,1: Transmitter RTS is active high"
|
|
bitfld.long 0x00 1. "TXRTSE,Transmitter request-to-send enable" "0: The transmitter has no effect on RTS,1: When a character is placed into an empty.."
|
|
newline
|
|
bitfld.long 0x00 0. "TXCTSE,Transmitter clear-to-send enable" "0: CTS has no effect on the transmitter,1: Enables clear-to-send operation"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "FIFO,LPUART FIFO Register"
|
|
rbitfld.long 0x00 23. "TXEMPT,Transmit FIFO/Buffer Empty" "0: Transmit buffer is not empty,1: Transmit buffer is empty"
|
|
rbitfld.long 0x00 22. "RXEMPT,Receive FIFO/Buffer Empty" "0: Receive buffer is not empty,1: Receive buffer is empty"
|
|
newline
|
|
eventfld.long 0x00 17. "TXOF,Transmitter FIFO Overflow Flag" "0: No transmit FIFO overflow has occurred since..,1: At least one transmit FIFO overflow has.."
|
|
eventfld.long 0x00 16. "RXUF,Receiver FIFO Underflow Flag" "0: No receive FIFO underflow has occurred since..,1: At least one receive FIFO underflow has.."
|
|
newline
|
|
bitfld.long 0x00 15. "TXFLUSH,Transmit FIFO Flush" "0: No flush operation occurs,1: All data in the transmit FIFO is cleared out"
|
|
bitfld.long 0x00 14. "RXFLUSH,Receive FIFO Flush" "0: No flush operation occurs,1: All data in the receive FIFO/buffer is.."
|
|
newline
|
|
bitfld.long 0x00 10.--12. "RXIDEN,Receiver Idle Empty Enable" "0: Disable RDRF assertion due to partially..,1: Enable RDRF assertion due to partially filled..,2: Enable RDRF assertion due to partially filled..,3: Enable RDRF assertion due to partially filled..,4: Enable RDRF assertion due to partially filled..,5: Enable RDRF assertion due to partially filled..,6: Enable RDRF assertion due to partially filled..,7: Enable RDRF assertion due to partially filled.."
|
|
bitfld.long 0x00 9. "TXOFE,Transmit FIFO Overflow Interrupt Enable" "0: TXOF flag does not generate an interrupt to..,1: TXOF flag generates an interrupt to the host"
|
|
newline
|
|
bitfld.long 0x00 8. "RXUFE,Receive FIFO Underflow Interrupt Enable" "0: RXUF flag does not generate an interrupt to..,1: RXUF flag generates an interrupt to the host"
|
|
bitfld.long 0x00 7. "TXFE,Transmit FIFO Enable" "0: Transmit FIFO is not enabled,1: Transmit FIFO is enabled"
|
|
newline
|
|
rbitfld.long 0x00 4.--6. "TXFIFOSIZE,Transmit FIFO Buffer Depth" "0: Transmit FIFO/Buffer depth = 1 dataword,1: Transmit FIFO/Buffer depth = 4 datawords,2: Transmit FIFO/Buffer depth = 8 datawords,3: Transmit FIFO/Buffer depth = 16 datawords,4: Transmit FIFO/Buffer depth = 32 datawords,5: Transmit FIFO/Buffer depth = 64 datawords,6: Transmit FIFO/Buffer depth = 128 datawords,7: Transmit FIFO/Buffer depth = 256 datawords"
|
|
bitfld.long 0x00 3. "RXFE,Receive FIFO Enable" "0: Receive FIFO is not enabled,1: Receive FIFO is enabled"
|
|
newline
|
|
rbitfld.long 0x00 0.--2. "RXFIFOSIZE,Receive FIFO Buffer Depth" "0: Receive FIFO/Buffer depth = 1 dataword,1: Receive FIFO/Buffer depth = 4 datawords,2: Receive FIFO/Buffer depth = 8 datawords,3: Receive FIFO/Buffer depth = 16 datawords,4: Receive FIFO/Buffer depth = 32 datawords,5: Receive FIFO/Buffer depth = 64 datawords,6: Receive FIFO/Buffer depth = 128 datawords,7: Receive FIFO/Buffer depth = 256 datawords"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "WATER,LPUART Watermark Register"
|
|
rbitfld.long 0x00 24.--26. "RXCOUNT,Receive Counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 16.--17. "RXWATER,Receive Watermark" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 8.--10. "TXCOUNT,Transmit Counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--1. "TXWATER,Transmit Watermark" "0,1,2,3"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
sif cpuis("IMXRT1173-CM4")||cpuis("IMXRT1175-CM4")||cpuis("IMXRT1176-CM4")
|
|
tree "MCM (Core Platform Miscellaneous Control Module)"
|
|
base ad:0xE0080000
|
|
rgroup.word 0x00++0x01
|
|
line.word 0x00 "PLREV,SoC-defined platform revision"
|
|
hexmask.word 0x00 0.--15. 1. "PLREV,The PLREV[15:0] field is specified by an platform input signal to define a software-visible revision number"
|
|
rgroup.word 0x02++0x01
|
|
line.word 0x00 "PCT,Processor core type"
|
|
hexmask.word 0x00 0.--15. 1. "PCT,This MCM design supports the ARM Cortex M4 core"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "MEMCFG,Memory configuration"
|
|
bitfld.long 0x00 8.--11. "TCRAMLSZ,TCRAML size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 2.--5. "TCRAMUSZ,TCRAMU size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.word 0x08++0x01
|
|
line.word 0x00 "PLASC,Crossbar Switch (AXBS) Slave Configuration"
|
|
hexmask.word.byte 0x00 0.--7. 1. "ASC,Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port"
|
|
rgroup.word 0x0A++0x01
|
|
line.word 0x00 "PLAMC,Crossbar Switch (AXBS) Master Configuration"
|
|
hexmask.word.byte 0x00 0.--7. 1. "AMC,Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CR,Control Register"
|
|
bitfld.long 0x00 30. "CTCMWP,Code TCM Write Protect" "0,1"
|
|
bitfld.long 0x00 28.--29. "CTCMAP,Code TCM arbitration priority" "0: Round robin,1: Special round robin (favors TCM backoor..,2: Fixed priority,3: Fixed priority"
|
|
newline
|
|
bitfld.long 0x00 26. "STCMWP,System TCM write protect" "0,1"
|
|
bitfld.long 0x00 24.--25. "STCMAP,System TCM arbitration priority" "0: Round robin,1: Special round robin (favors TCM backoor..,2: Fixed priority,3: Fixed priority"
|
|
newline
|
|
bitfld.long 0x00 9. "CBRR,Crossbar round-robin arbitration enable" "0: Fixed-priority arbitration,1: Round-robin arbitration"
|
|
hexmask.long.word 0x00 0.--8. 1. "STATUS,Status bits"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ISCR,Interrupt Status and Control Register"
|
|
bitfld.long 0x00 31. "FIDCE,FPU input denormal interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 28. "FIXCE,FPU inexact interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
newline
|
|
bitfld.long 0x00 27. "FUFCE,FPU underflow interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 26. "FOFCE,FPU overflow interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
newline
|
|
bitfld.long 0x00 25. "FDZCE,FPU divide-by-zero interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
bitfld.long 0x00 24. "FIOCE,FPU invalid operation interrupt enable" "0: Disable interrupt,1: Enable interrupt"
|
|
newline
|
|
bitfld.long 0x00 20. "CWBEE,Cache write buffer error enable" "0: Disable error interrupt,1: Enable error interrupt"
|
|
rbitfld.long 0x00 15. "FIDC,FPU input denormal interrupt status" "0: No interrupt,1: Interrupt occurred"
|
|
newline
|
|
rbitfld.long 0x00 12. "FIXC,FPU inexact interrupt status" "0: No interrupt,1: Interrupt occurred"
|
|
rbitfld.long 0x00 11. "FUFC,FPU underflow interrupt status" "0: No interrupt,1: Interrupt occurred"
|
|
newline
|
|
rbitfld.long 0x00 10. "FOFC,FPU overflow interrupt status" "0: No interrupt,1: Interrupt occurred"
|
|
rbitfld.long 0x00 9. "FDZC,FPU divide-by-zero interrupt status" "0: No interrupt,1: Interrupt occurred"
|
|
newline
|
|
rbitfld.long 0x00 8. "FIOC,FPU invalid operation interrupt status" "0: No interrupt,1: Interrupt occurred"
|
|
eventfld.long 0x00 4. "CWBER,Cache write buffer error status" "0: No error,1: Error occurred"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "FADR,Fault address register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRESS,Fault address"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "FATR,Fault attributes register"
|
|
bitfld.long 0x00 31. "BEOVR,Bus error overrun" "0: No bus error overrun,1: Bus error overrun occurred"
|
|
bitfld.long 0x00 8.--11. "BEMN,Bus error master number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "BEWT,Bus error write" "0: Read access,1: Write access"
|
|
bitfld.long 0x00 4.--5. "BESZ,Bus error size" "0: 8-bit access,1: 16-bit access,2: 32-bit access,?..."
|
|
newline
|
|
bitfld.long 0x00 1. "BEMD,Bus error privilege level" "0: User mode,1: Supervisor/privileged mode"
|
|
bitfld.long 0x00 0. "BEDA,Bus error access type" "0: Instruction,1: BEDA_1"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "FDR,Fault data register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Fault data"
|
|
repeat 4. (strings "0" "1" "2" "3" )(list 0x00 0x04 0x08 0x0C )
|
|
group.long ($2+0x400)++0x03
|
|
line.long 0x00 "LMDR$1,Local Memory Descriptor Register"
|
|
rbitfld.long 0x00 31. "V,Local memory Valid bit" "0: LMEMn is not present,1: LMEMn is present"
|
|
rbitfld.long 0x00 28. "LMSZH,LMEM Size Hole" "0: LMEMn is a power-of-2 capacity,1: LMEMn is not a power-of-2 with a capacity is.."
|
|
newline
|
|
rbitfld.long 0x00 24.--27. "LMSZ,LMEM Size" "0: no LMEMn (0 KB),1: 1 KB LMEMn,2: 2 KB LMEMn,3: 4 KB LMEMn,4: 8 KB LMEMn,5: 16 KB LMEMn,6: 32 KB LMEMn,7: 64 KB LMEMn,8: 128 KB LMEMn,9: 256 KB LMEMn,10: 512 KB LMEMn,11: 1024 KB LMEMn,12: 2048 KB LMEMn,13: 4096 KB LMEMn,14: 8192 KB LMEMn,15: 16384 KB LMEMn"
|
|
rbitfld.long 0x00 20.--23. "WY,Level 1 Cache Ways" "0: No Cache,?,2: 2-Way Set Associative,?,4: 4-Way Set Associative,?..."
|
|
newline
|
|
rbitfld.long 0x00 17.--19. "DPW,LMEM Data Path Width" "?,?,2: LMEMn 32-bits wide,3: LMEMn 64-bits wide,?..."
|
|
rbitfld.long 0x00 16. "RO,Read-Only" "0: Writes to the LMDRn[7:0] are allowed,1: Writes to the LMDRn[7:0] are ignored"
|
|
newline
|
|
rbitfld.long 0x00 13.--15. "MT,Memory Type" "0: code TCM,1: system TCM,2: PC Cache,3: PS Cache,?..."
|
|
bitfld.long 0x00 4.--7. "CF1,Control Field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "CF0,Control Field 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat.end
|
|
group.long 0x480++0x03
|
|
line.long 0x00 "LMPECR,LMEM Parity & ECC Control Register"
|
|
bitfld.long 0x00 21. "ECPI,Enable Cache Parity IRQ" "0: enabled,1: disabled"
|
|
bitfld.long 0x00 20. "ECPR,Enable Cache Parity Reporting" "0: reporting enabled,1: reporting disabled"
|
|
newline
|
|
bitfld.long 0x00 9. "ER1BI,Enable RAM ECC 1-bit Interrupt" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 8. "ER1BR,Enable RAM ECC 1-bit Reporting" "0: reporting enabled,1: reporting disabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ERNCI,Enable RAM Non-correctable ECC Interrupt" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 0. "ERNCR,Enable RAM ECC Non-correctable Reporting" "0: reporting enabled,1: reporting disabled"
|
|
group.long 0x488++0x03
|
|
line.long 0x00 "LMPEIR,LMEM Parity & ECC Interrupt Register"
|
|
rbitfld.long 0x00 31. "V,Valid bit" "0,1"
|
|
bitfld.long 0x00 24.--28. "PEELOC,Parity or ECC Error Location" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "PE,Parity Error"
|
|
hexmask.long.byte 0x00 8.--15. 1. "E1B,E1Bn = ECC 1-bit Error n"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "ENC,ENCn = ECC Non-correctable Error n"
|
|
rgroup.long 0x490++0x03
|
|
line.long 0x00 "LMFAR,LMEM Fault Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "EFADD,ECC Fault Address"
|
|
group.long 0x494++0x03
|
|
line.long 0x00 "LMFATR,LMEM Fault Attribute Register"
|
|
rbitfld.long 0x00 31. "OVR,Overrun" "0,1"
|
|
rbitfld.long 0x00 24. "WORDID,ID of the word which has ECC error" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "PEFMST,Parity/ECC Fault Master Number"
|
|
rbitfld.long 0x00 7. "PEFW,Parity/ECC Fault" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "PEFSIZE,Parity/ECC Fault Master Size" "0: 8-bit access,1: 16-bit access,2: 32-bit access,3: 64-bit access 3'b1xx = Reserved,?..."
|
|
bitfld.long 0x00 0.--3. "PEFPRT,Parity/ECC Fault Protection FATR[3] is Cacheable" "0: I-Fetch,1: Data,?..."
|
|
rgroup.long 0x4A0++0x03
|
|
line.long 0x00 "LMFDHR,LMEM Fault Data High Register"
|
|
hexmask.long 0x00 0.--31. 1. "PEFDH,Parity or ECC Fault Data High"
|
|
rgroup.long 0x4A4++0x03
|
|
line.long 0x00 "LMFDLR,LMEM Fault Data Low Register"
|
|
hexmask.long 0x00 0.--31. 1. "PEFDL,Parity or ECC Fault Data Low"
|
|
tree.end
|
|
endif
|
|
tree "MECC (Memory ECC Controller)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40014000 ad:0x40018000)
|
|
tree "MECC$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "ERR_STATUS,Error Interrupt Status Register"
|
|
eventfld.long 0x00 15. "ADDR_ERR3,OCRAM Access Error On Bank3" "0: OCRAM access error does not happen on OCRAM..,1: OCRAM access error happens on OCRAM bank3"
|
|
newline
|
|
eventfld.long 0x00 14. "ADDR_ERR2,OCRAM Access Error On Bank2" "0: OCRAM access error does not happen on OCRAM..,1: OCRAM access error happens on OCRAM bank2"
|
|
newline
|
|
eventfld.long 0x00 13. "ADDR_ERR1,OCRAM Access Error On Bank1" "0: OCRAM access error does not happen on OCRAM..,1: OCRAM access error happens on OCRAM bank1"
|
|
newline
|
|
eventfld.long 0x00 12. "ADDR_ERR0,OCRAM Access Error On Bank0" "0: OCRAM access error does not happen on OCRAM..,1: OCRAM access error happens on OCRAM bank0"
|
|
newline
|
|
eventfld.long 0x00 11. "STRB_ERR3,AXI Strobe Error On OCRAM Bank3" "0: AXI strobe error does not happen on OCRAM bank3,1: AXI strobe error happens on OCRAM bank3"
|
|
newline
|
|
eventfld.long 0x00 10. "STRB_ERR2,AXI Strobe Error On OCRAM Bank2" "0: AXI strobe error does not happen on OCRAM bank2,1: AXI strobe error happens on OCRAM bank2"
|
|
newline
|
|
eventfld.long 0x00 9. "STRB_ERR1,AXI Strobe Error On OCRAM Bank1" "0: AXI strobe error does not happen on OCRAM bank1,1: AXI strobe error happens on OCRAM bank1"
|
|
newline
|
|
eventfld.long 0x00 8. "STRB_ERR0,AXI Strobe Error On OCRAM Bank0" "0: AXI strobe error does not happen on OCRAM bank0,1: AXI strobe error happens on OCRAM bank0"
|
|
newline
|
|
eventfld.long 0x00 7. "MULTI_ERR3,Multiple Bits Error On OCRAM Bank3" "0: Multiple bits error does not happen on OCRAM..,1: Multiple bits error happens on OCRAM bank3"
|
|
newline
|
|
eventfld.long 0x00 6. "MULTI_ERR2,Multiple Bits Error On OCRAM Bank2" "0: Multiple bits error does not happen on OCRAM..,1: Multiple bits error happens on OCRAM bank2"
|
|
newline
|
|
eventfld.long 0x00 5. "MULTI_ERR1,Multiple Bits Error On OCRAM Bank1" "0: Multiple bits error does not happen on OCRAM..,1: Multiple bits error happens on OCRAM bank1"
|
|
newline
|
|
eventfld.long 0x00 4. "MULTI_ERR0,Multiple Bits Error On OCRAM Bank0" "0: Multiple bits error does not happen on OCRAM..,1: Multiple bits error happens on OCRAM bank0"
|
|
newline
|
|
eventfld.long 0x00 3. "SINGLE_ERR3,Single Bit Error On OCRAM Bank3" "0: Single bit error does not happen on OCRAM bank3,1: Single bit error happens on OCRAM bank3"
|
|
newline
|
|
eventfld.long 0x00 2. "SINGLE_ERR2,Single Bit Error On OCRAM Bank2" "0: Single bit error does not happen on OCRAM bank2,1: Single bit error happens on OCRAM bank2"
|
|
newline
|
|
eventfld.long 0x00 1. "SINGLE_ERR1,Single Bit Error On OCRAM Bank1" "0: Single bit error does not happen on OCRAM bank1,1: Single bit error happens on OCRAM bank1"
|
|
newline
|
|
eventfld.long 0x00 0. "SINGLE_ERR0,Single Bit Error On OCRAM Bank0" "0: Single bit error does not happen on OCRAM bank0,1: Single bit error happens on OCRAM bank0"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "ERR_STAT_EN,Error Interrupt Status Enable Register"
|
|
bitfld.long 0x00 15. "ADDR_ERR3_STAT_EN,OCRAM Access Error Status Enable On Bank3" "0: ADDR_ERR3_STAT_EN_0,1: ADDR_ERR3_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 14. "ADDR_ERR2_STAT_EN,OCRAM Access Error Status Enable On Bank2" "0: ADDR_ERR2_STAT_EN_0,1: ADDR_ERR2_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 13. "ADDR_ERR1_STAT_EN,OCRAM Access Error Status Enable On Bank1" "0: ADDR_ERR1_STAT_EN_0,1: ADDR_ERR1_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "ADDR_ERR0_STAT_EN,OCRAM Access Error Status Enable On Bank0" "0: ADDR_ERR0_STAT_EN_0,1: ADDR_ERR0_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 11. "STRB_ERR3_STAT_EN,AXI Strobe Error Status Enable On OCRAM Bank3" "0: STRB_ERR3_STAT_EN_0,1: STRB_ERR3_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 10. "STRB_ERR2_STAT_EN,AXI Strobe Error Status Enable On OCRAM Bank2" "0: STRB_ERR2_STAT_EN_0,1: STRB_ERR2_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 9. "STRB_ERR1_STAT_EN,AXI Strobe Error Status Enable On OCRAM Bank1" "0: STRB_ERR1_STAT_EN_0,1: STRB_ERR1_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 8. "STRB_ERR0_STAT_EN,AXI Strobe Error Status Enable On OCRAM Bank0" "0: STRB_ERR0_STAT_EN_0,1: STRB_ERR0_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 7. "MULTI_ERR3_STAT_EN,Multiple Bits Error Status Enable On OCRAM Bank3" "0: MULTI_ERR3_STAT_EN_0,1: MULTI_ERR3_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 6. "MULTI_ERR2_STAT_EN,Multiple Bits Error Status Enable On OCRAM Bank2" "0: MULTI_ERR2_STAT_EN_0,1: MULTI_ERR2_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 5. "MULTI_ERR1_STAT_EN,Multiple Bits Error Status Enable On OCRAM Bank1" "0: MULTI_ERR1_STAT_EN_0,1: MULTI_ERR1_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 4. "MULTI_ERR0_STAT_EN,Multiple Bits Error Status Enable On OCRAM Bank0" "0: MULTI_ERR0_STAT_EN_0,1: MULTI_ERR0_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "SINGLE_ERR3_STAT_EN,Single Bit Error Status Enable On OCRAM Bank3" "0: SINGLE_ERR3_STAT_EN_0,1: SINGLE_ERR3_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "SINGLE_ERR2_STAT_EN,Single Bit Error Status Enable On OCRAM Bank2" "0: SINGLE_ERR2_STAT_EN_0,1: SINGLE_ERR2_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "SINGLE_ERR1_STAT_EN,Single Bit Error Status Enable On OCRAM Bank1" "0: SINGLE_ERR1_STAT_EN_0,1: SINGLE_ERR1_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "SINGLE_ERR0_STAT_EN,Single Bit Error Status Enable On OCRAM Bank0" "0: SINGLE_ERR0_STAT_EN_0,1: SINGLE_ERR0_STAT_EN_1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ERR_SIG_EN,Error Interrupt Enable Register"
|
|
bitfld.long 0x00 15. "ADDR_ERR3_SIG_EN,OCRAM Access Error Interrupt Enable On Bank3" "0: ADDR_ERR3_SIG_EN_0,1: ADDR_ERR3_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 14. "ADDR_ERR2_SIG_EN,OCRAM Access Error Interrupt Enable On Bank2" "0: ADDR_ERR2_SIG_EN_0,1: ADDR_ERR2_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 13. "ADDR_ERR1_SIG_EN,OCRAM Access Error Interrupt Enable On Bank1" "0: ADDR_ERR1_SIG_EN_0,1: ADDR_ERR1_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "ADDR_ERR0_SIG_EN,OCRAM Access Error Interrupt Enable On Bank0" "0: ADDR_ERR0_SIG_EN_0,1: ADDR_ERR0_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 11. "STRB_ERR3_SIG_EN,AXI Strobe Error Interrupt Enable On OCRAM Bank3" "0: STRB_ERR3_SIG_EN_0,1: STRB_ERR3_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 10. "STRB_ERR2_SIG_EN,AXI Strobe Error Interrupt Enable On OCRAM Bank2" "0: STRB_ERR2_SIG_EN_0,1: STRB_ERR2_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 9. "STRB_ERR1_SIG_EN,AXI Strobe Error Interrupt Enable On OCRAM Bank1" "0: STRB_ERR1_SIG_EN_0,1: STRB_ERR1_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 8. "STRB_ERR0_SIG_EN,AXI Strobe Error Interrupt Enable On OCRAM Bank0" "0: STRB_ERR0_SIG_EN_0,1: STRB_ERR0_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 7. "MULTI_ERR3_SIG_EN,Multiple Bits Error Interrupt Enable On OCRAM Bank3" "0: MULTI_ERR3_SIG_EN_0,1: MULTI_ERR3_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 6. "MULTI_ERR2_SIG_EN,Multiple Bits Error Interrupt Enable On OCRAM Bank2" "0: MULTI_ERR2_SIG_EN_0,1: MULTI_ERR2_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 5. "MULTI_ERR1_SIG_EN,Multiple Bits Error Interrupt Enable On OCRAM Bank1" "0: MULTI_ERR1_SIG_EN_0,1: MULTI_ERR1_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 4. "MULTI_ERR0_SIG_EN,Multiple Bits Error Interrupt Enable On OCRAM Bank0" "0: MULTI_ERR0_SIG_EN_0,1: MULTI_ERR0_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "SINGLE_ERR3_SIG_EN,Single Bit Error Interrupt Enable On OCRAM Bank3" "0: SINGLE_ERR3_SIG_EN_0,1: SINGLE_ERR3_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "SINGLE_ERR2_SIG_EN,Single Bit Error Interrupt Enable On OCRAM Bank2" "0: SINGLE_ERR2_SIG_EN_0,1: SINGLE_ERR2_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "SINGLE_ERR1_SIG_EN,Single Bit Error Interrupt Enable On OCRAM Bank1" "0: SINGLE_ERR1_SIG_EN_0,1: SINGLE_ERR1_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "SINGLE_ERR0_SIG_EN,Single Bit Error Interrupt Enable On OCRAM Bank0" "0: SINGLE_ERR0_SIG_EN_0,1: SINGLE_ERR0_SIG_EN_1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_LOW0,Error Injection On LOW 32 bits Of OCRAM Bank0 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On LOW 32 bits Of OCRAM Bank0 Write Data"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_HIGH0,Error Injection On HIGH 32 bits Of OCRAM Bank0 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On HIGH 32 bits Of OCRAM Bank0 Write Data"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "ERR_ECC_INJ0,Error Injection On 8 bits ECC code Of OCRAM Bank0 Write Data"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ERR_ECC_INJ,Error Injection On 8 bits ECC code Of OCRAM Bank0 Write Data"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_LOW1,Error Injection On LOW 32 bits Of OCRAM Bank1 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On LOW 32 bits Of OCRAM Bank1 Write Data"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_HIGH1,Error Injection On HIGH 32 bits Of OCRAM Bank1 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On HIGH 32 bits Of OCRAM Bank1 Write Data"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "ERR_ECC_INJ1,Error Injection On 8 bits ECC code Of OCRAM Bank1 Write Data"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ERR_ECC_INJ,Error Injection On 8 bits ECC code Of OCRAM Bank1 Write Data"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_LOW2,Error Injection On LOW 32 bits Of OCRAM Bank2 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On LOW 32 bits Of OCRAM Bank2 Write Data"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_HIGH2,Error Injection On HIGH 32 bits Of OCRAM Bank2 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On HIGH 32 bits Of OCRAM Bank2 Write Data"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "ERR_ECC_INJ2,Error Injection On 8 bits ECC code Of OCRAM Bank2 Write Data"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ERR_ECC_INJ,Error Injection On 8 bits ECC code Of OCRAM Bank2 Write Data"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_LOW3,Error Injection On LOW 32 bits Of OCRAM Bank3 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On LOW 32 bits Of OCRAM Bank3 Write Data"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "ERR_DATA_INJ_HIGH3,Error Injection On HIGH 32 bits Of OCRAM Bank3 Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On HIGH 32 bits Of OCRAM Bank3 Write Data"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "ERR_ECC_INJ3,Error Injection On 8 bits ECC code Of OCRAM Bank3 Write Data"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ERR_ECC_INJ,Error Injection On 8 bits ECC code Of OCRAM Bank3 Write Data"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "SINGLE_ERR_ADDR_ECC0,Single Error Address And ECC code On OCRAM Bank0"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "SINGLE_ERR_ADDR,Single Error Address On OCRAM Bank0"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "SINGLE_ERR_ECC,Single Error ECC code On OCRAM Bank0"
|
|
rgroup.long 0x40++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_LOW0,LOW 32 Bits Single Error Read Data On OCRAM Bank0"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,LOW 32 Bits Single Error Read Data On OCRAM Bank0"
|
|
rgroup.long 0x44++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_HIGH0,HIGH 32 Bits Single Error Read Data On OCRAM Bank0"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,HIGH 32 Bits Single Error Read Data On OCRAM Bank0"
|
|
rgroup.long 0x48++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_LOW0,LOW Single Error Bit Position On OCRAM Bank0"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,LOW Single Error Bit Position On OCRAM Bank0"
|
|
rgroup.long 0x4C++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_HIGH0,HIGH Single Error Bit Position On OCRAM Bank0"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,HIGH Single Error Bit Position On OCRAM Bank0"
|
|
rgroup.long 0x50++0x03
|
|
line.long 0x00 "SINGLE_ERR_ADDR_ECC1,Single Error Address And ECC code On OCRAM Bank1"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "SINGLE_ERR_ADDR,Single Error Address On OCRAM Bank1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "SINGLE_ERR_ECC,Single Error ECC code On OCRAM Bank1"
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_LOW1,LOW 32 Bits Single Error Read Data On OCRAM Bank1"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,LOW 32 Bits Single Error Read Data On OCRAM Bank1"
|
|
rgroup.long 0x58++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_HIGH1,HIGH 32 Bits Single Error Read Data On OCRAM Bank1"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,HIGH 32 Bits Single Error Read Data On OCRAM Bank1"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_LOW1,LOW Single Error Bit Position On OCRAM Bank1"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,LOW Single Error Bit Position On OCRAM Bank1"
|
|
rgroup.long 0x60++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_HIGH1,HIGH Single Error Bit Position On OCRAM Bank1"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,HIGH Single Error Bit Position On OCRAM Bank1"
|
|
rgroup.long 0x64++0x03
|
|
line.long 0x00 "SINGLE_ERR_ADDR_ECC2,Single Error Address And ECC code On OCRAM Bank2"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "SINGLE_ERR_ADDR,Single Error Address On OCRAM Bank2"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "SINGLE_ERR_ECC,Single Error ECC code On OCRAM Bank2"
|
|
rgroup.long 0x68++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_LOW2,LOW 32 Bits Single Error Read Data On OCRAM Bank2"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,LOW 32 Bits Single Error Read Data On OCRAM Bank2"
|
|
rgroup.long 0x6C++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_HIGH2,HIGH 32 Bits Single Error Read Data On OCRAM Bank2"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,HIGH 32 Bits Single Error Read Data On OCRAM Bank2"
|
|
rgroup.long 0x70++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_LOW2,LOW Single Error Bit Position On OCRAM Bank2"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,LOW Single Error Bit Position On OCRAM Bank2"
|
|
rgroup.long 0x74++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_HIGH2,HIGH Single Error Bit Position On OCRAM Bank2"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,HIGH Single Error Bit Position On OCRAM Bank2"
|
|
rgroup.long 0x78++0x03
|
|
line.long 0x00 "SINGLE_ERR_ADDR_ECC3,Single Error Address And ECC code On OCRAM Bank3"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "SINGLE_ERR_ADDR,Single Error Address On OCRAM Bank3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "SINGLE_ERR_ECC,Single Error ECC code On OCRAM Bank3"
|
|
rgroup.long 0x7C++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_LOW3,LOW 32 Bits Single Error Read Data On OCRAM Bank3"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,LOW 32 Bits Single Error Read Data On OCRAM Bank3"
|
|
rgroup.long 0x80++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA_HIGH3,HIGH 32 Bits Single Error Read Data On OCRAM Bank3"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,HIGH 32 Bits Single Error Read Data On OCRAM Bank3"
|
|
rgroup.long 0x84++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_LOW3,LOW Single Error Bit Position On OCRAM Bank3"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,LOW Single Error Bit Position On OCRAM Bank3"
|
|
rgroup.long 0x88++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS_HIGH3,HIGH Single Error Bit Position On OCRAM Bank3"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,HIGH Single Error Bit Position On OCRAM Bank3"
|
|
rgroup.long 0x8C++0x03
|
|
line.long 0x00 "MULTI_ERR_ADDR_ECC0,Multiple Error Address And ECC code On OCRAM Bank0"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "MULTI_ERR_ADDR,Multiple Error Address On OCRAM Bank0"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MULTI_ERR_ECC,Multiple Error ECC code On OCRAM Bank0"
|
|
rgroup.long 0x90++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_LOW0,LOW 32 Bits Multiple Error Read Data On OCRAM Bank0"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,LOW 32 Bits Multiple Error Read Data On OCRAM Bank0"
|
|
rgroup.long 0x94++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_HIGH0,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank0"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank0"
|
|
rgroup.long 0x98++0x03
|
|
line.long 0x00 "MULTI_ERR_ADDR_ECC1,Multiple Error Address And ECC code On OCRAM Bank1"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "MULTI_ERR_ADDR,Multiple Error Address On OCRAM Bank1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MULTI_ERR_ECC,Multiple Error ECC code On OCRAM Bank1"
|
|
rgroup.long 0x9C++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_LOW1,LOW 32 Bits Multiple Error Read Data On OCRAM Bank1"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,LOW 32 Bits Multiple Error Read Data On OCRAM Bank1"
|
|
rgroup.long 0xA0++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_HIGH1,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank1"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank1"
|
|
rgroup.long 0xA4++0x03
|
|
line.long 0x00 "MULTI_ERR_ADDR_ECC2,Multiple Error Address And ECC code On OCRAM Bank2"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "MULTI_ERR_ADDR,Multiple Error Address On OCRAM Bank2"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MULTI_ERR_ECC,Multiple Error ECC code On OCRAM Bank2"
|
|
rgroup.long 0xA8++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_LOW2,LOW 32 Bits Multiple Error Read Data On OCRAM Bank2"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,LOW 32 Bits Multiple Error Read Data On OCRAM Bank2"
|
|
rgroup.long 0xAC++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_HIGH2,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank2"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank2"
|
|
rgroup.long 0xB0++0x03
|
|
line.long 0x00 "MULTI_ERR_ADDR_ECC3,Multiple Error Address And ECC code On OCRAM Bank3"
|
|
hexmask.long.tbyte 0x00 8.--26. 1. "MULTI_ERR_ADDR,Multiple Error Address On OCRAM Bank3"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MULTI_ERR_ECC,Multiple Error ECC code On OCRAM Bank3"
|
|
rgroup.long 0xB4++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_LOW3,LOW 32 Bits Multiple Error Read Data On OCRAM Bank3"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,LOW 32 Bits Multiple Error Read Data On OCRAM Bank3"
|
|
rgroup.long 0xB8++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA_HIGH3,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank3"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,HIGH 32 Bits Multiple Error Read Data On OCRAM Bank3"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "PIPE_ECC_EN,OCRAM Pipeline And ECC Enable"
|
|
bitfld.long 0x00 4. "ECC_EN,ECC Function Enable" "0: ECC_EN_0,1: ECC_EN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "WRITE_ADDR_PIPE_EN,Write Address Pipeline Enable" "0: WRITE_ADDR_PIPE_EN_0,1: WRITE_ADDR_PIPE_EN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "WRITE_DATA_PIPE_EN,Write Data Pipeline Enable" "0: WRITE_DATA_PIPE_EN_0,1: WRITE_DATA_PIPE_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "READ_ADDR_PIPE_EN,Read Address Pipeline Enable" "0: READ_ADDR_PIPE_EN_0,1: READ_ADDR_PIPE_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "READ_DATA_WAIT_EN,Read Data Wait Enable" "0: READ_DATA_WAIT_EN_0,1: READ_DATA_WAIT_EN_1"
|
|
rgroup.long 0x104++0x03
|
|
line.long 0x00 "PENDING_STAT,Pending Status"
|
|
bitfld.long 0x00 3. "WRITE_ADDR_PIPE_PENDING,Write Address Pipeline Pending" "0: No update pending status for WRITE_ADDR_PIPE_EN,1: When WRITE_ADDR_PIPE_EN register bit is.."
|
|
newline
|
|
bitfld.long 0x00 2. "WRITE_DATA_PIPE_PENDING,Write Data Pipeline Pending" "0: No update pending status for WRITE_DATA_PIPE_EN,1: When WRITE_DATA_PIPE_EN register bit is.."
|
|
newline
|
|
bitfld.long 0x00 1. "READ_ADDR_PIPE_PENDING,Read Address Pipeline Pending" "0: No update pending status for READ_ADDR_PIPE_EN,1: When READ_ADDR_PIPE_EN register bit is.."
|
|
newline
|
|
bitfld.long 0x00 0. "READ_DATA_WAIT_PENDING,Read Data Wait Pending" "0: No update pending status for READ_DATA_WAIT_EN,1: When READ_DATA_WAIT_EN register bit is.."
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "MIPI_CSI2RX (Mobile Industry Processor Interface Camera Serial Interface 2)"
|
|
base ad:0x40810000
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "CFG_NUM_LANES,Lane Configuration Register"
|
|
bitfld.long 0x00 0.--1. "CFG_NUM_LANES,This field is used to set the number of active lanes for receiving data" "0: CFG_NUM_LANES_0,1: CFG_NUM_LANES_1,?..."
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "CFG_DISABLE_DATA_LANES,Disable Data Lane Register"
|
|
bitfld.long 0x00 0.--3. "CFG_DISABLE_DATA_LANES,This field is used to disable data lanes" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x108++0x03
|
|
line.long 0x00 "BIT_ERR,ECC and CRC Error Status Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "BIT_ERR,This field shows the error status of ECC and CRC"
|
|
rgroup.long 0x10C++0x03
|
|
line.long 0x00 "IRQ_STATUS,IRQ Status Register"
|
|
hexmask.long.word 0x00 0.--8. 1. "IRQ_STATUS,This field shows the IRQ status"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "IRQ_MASK,IRQ Mask Setting Register"
|
|
hexmask.long.word 0x00 0.--8. 1. "IRQ_MASK,This field shows the IRQ Mask setting"
|
|
rgroup.long 0x114++0x03
|
|
line.long 0x00 "ULPS_STATUS,Ultra Low Power State (ULPS) Status Register"
|
|
hexmask.long.word 0x00 0.--9. 1. "STATUS,This field shows the status of Rx D-PHY ULPS state"
|
|
rgroup.long 0x118++0x03
|
|
line.long 0x00 "PPI_ERRSOT_HS,ERRSot HS Status Register"
|
|
bitfld.long 0x00 0.--3. "STATUS,This field indicates PPI ErrSotHS captured status from D-PHY" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x11C++0x03
|
|
line.long 0x00 "PPI_ERRSOTSYNC_HS,ErrSotSync HS Status Register"
|
|
bitfld.long 0x00 0.--3. "STATUS,This field indicates PPI ErrSotSync_HS captured status from D-PHY" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x120++0x03
|
|
line.long 0x00 "PPI_ERRESC,ErrEsc Status Register"
|
|
bitfld.long 0x00 0.--3. "STATUS,This field indicates PPI ErrEsc captured status from D-PHY" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x124++0x03
|
|
line.long 0x00 "PPI_ERRSYNCESC,ErrSyncEsc Status Register"
|
|
bitfld.long 0x00 0.--3. "STATUS,This field indicates PPI ErrSyncEsc captured status from D-PHY" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x128++0x03
|
|
line.long 0x00 "PPI_ERRCONTROL,ErrControl Status Register"
|
|
bitfld.long 0x00 0.--3. "STATUS,This field indicates PPI ErrControl captured status from D-PHY" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "CFG_DISABLE_PAYLOAD_0,Disable Payload 0 Register"
|
|
bitfld.long 0x00 20. "DIS_PAYLOAD_RGB888,RGB888" "0,1"
|
|
bitfld.long 0x00 19. "DIS_PAYLOAD_RGB666,RGB666" "0,1"
|
|
bitfld.long 0x00 18. "DIS_PAYLOAD_RGB565,RGB565" "0,1"
|
|
bitfld.long 0x00 17. "DIS_PAYLOAD_RGB555,RGB555" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "DIS_PAYLOAD_RGB444,RGB444" "0,1"
|
|
bitfld.long 0x00 14. "DIS_PAYLOAD_YUV422_8BIT,YUV422 8 bit" "0,1"
|
|
bitfld.long 0x00 10. "DIS_PAYLOAD_YUV420,Legacy YUV 420 8 bit" "0,1"
|
|
bitfld.long 0x00 2. "DIS_PAYLOAD_EMBEDDED,Embedded" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "DIS_PAYLOAD_BLANK,Blank" "0,1"
|
|
bitfld.long 0x00 0. "DIS_PAYLOAD_NULL,Null" "0,1"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "CFG_DISABLE_PAYLOAD_1,Disable Payload 1 Register"
|
|
bitfld.long 0x00 16. "DIS_PAYLOAD_UNSUPPORTED,Unsupported Data Types" "0,1"
|
|
bitfld.long 0x00 7. "DIS_PAYLOAD_UDEF_37,User defined type 0x37" "0,1"
|
|
bitfld.long 0x00 6. "DIS_PAYLOAD_UDEF_36,User defined type 0x36" "0,1"
|
|
bitfld.long 0x00 5. "DIS_PAYLOAD_UDEF_35,User defined type 0x35" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "DIS_PAYLOAD_UDEF_34,User defined type 0x35" "0,1"
|
|
bitfld.long 0x00 3. "DIS_PAYLOAD_UDEF_33,User defined type 0x34" "0,1"
|
|
bitfld.long 0x00 2. "DIS_PAYLOAD_UDEF_32,User defined type 0x33" "0,1"
|
|
bitfld.long 0x00 1. "DIS_PAYLOAD_UDEF_31,User defined type 0x32" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "DIS_PAYLOAD_UDEF_30,User defined type 0x31" "0,1"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "CFG_IGNORE_VC,Ignore Virtual Channel Register"
|
|
bitfld.long 0x00 0. "IGNORE_VC,When set this input causes the interface to ignore the Virtual Channel (VC) field in received packets" "0,1"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "CFG_VID_VC,Virtual Channel value Register"
|
|
bitfld.long 0x00 0.--1. "VID_VC,This bit field sets the Virtual Channel value the interface must match in an incoming packet for it to accept the packet" "0,1,2,3"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "CFG_VID_P_FIFO_SEND_LEVEL,FIFO Send Level Configuration Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "SEND_LEVEL,FIFO Send Level field"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "CFG_VID_VSYNC,VSYNC Configuration Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "WIDTH,Width of VSYNC"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "CFG_VID_HSYNC_FP,Start of HSYNC Delay control Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DELAY_CTL,Delay control for beginning of HSYNC pulse"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "CFG_VID_HSYNC,HSYNC Configuration Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "WIDTH,Width of HSYNC"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "CFG_VID_HSYNC_BP,End of HSYNC Delay Control Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. "DELAY_CTL,Delay Control for end of HSYNC pulse"
|
|
tree.end
|
|
sif cpuis("IMXRT1173-CM4")||cpuis("IMXRT1175-CM4")||cpuis("IMXRT1176-CM4")
|
|
tree "MMCAU (Crypto Acceleration Unit)"
|
|
base ad:0xE0081000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CASR,Status Register"
|
|
rbitfld.long 0x00 28.--31. "VER,CAU Version" "?,1: Initial CAU version,2: Second version added support for SHA-256..,?..."
|
|
bitfld.long 0x00 1. "DPE,DES Parity Error" "0: No error detected,1: DES key parity error detected"
|
|
bitfld.long 0x00 0. "IC,Illegal Command" "0: No illegal commands issued,1: Illegal command issued"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CAA,Accumulator"
|
|
hexmask.long 0x00 0.--31. 1. "ACC,Accumulator"
|
|
repeat 9. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x08)++0x03
|
|
line.long 0x00 "CA[$1],General Purpose Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "CAn,General Purpose Registers"
|
|
repeat.end
|
|
tree.end
|
|
endif
|
|
tree "MU (Messaging Unit)"
|
|
sif cpuis("IMXRT1171")||cpuis("IMXRT1172")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1175-CM7")||cpuis("IMXRT1176-CM7")
|
|
tree "MUA"
|
|
base ad:0x40C48000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "TR0,Processor A Transmit Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR0"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "TR1,Processor A Transmit Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TR2,Processor A Transmit Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR2"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "TR3,Processor A Transmit Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR3"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "RR0,Processor A Receive Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR0"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "RR1,Processor A Receive Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR1"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "RR2,Processor A Receive Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR2"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "RR3,Processor A Receive Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR3"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SR,Processor A Status Register"
|
|
eventfld.long 0x00 28.--31. "GIPn,GIPn" "0: Processor A general purpose interrupt n is..,1: Processor A general purpose interrupt n is..,?..."
|
|
rbitfld.long 0x00 24.--27. "RFn,RFn" "0: MUA.RRn register is not full (default),1: MUA.RRn register has received data from..,?..."
|
|
newline
|
|
rbitfld.long 0x00 20.--23. "TEn,TEn" "0: MUA.TRn register is not empty,1: MUA.TRn register is empty (default),?..."
|
|
rbitfld.long 0x00 8. "FUP,FUP" "0: No flags updated initiated by the Processor A..,1: Processor A initiated flags update processing"
|
|
newline
|
|
rbitfld.long 0x00 7. "RS,RS" "0: The Processor B-side of the MU is not in reset,1: The Processor B-side of the MU is in reset"
|
|
rbitfld.long 0x00 4. "EP,EP" "0: The Processor A-side event is not pending..,1: The Processor A-side event is pending"
|
|
newline
|
|
rbitfld.long 0x00 0.--2. "Fn,Fn" "0: BAFn bit in MUB.CR register is written 0..,1: BAFn bit in MUB.CR register is written 1,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CR,Processor A Control Register"
|
|
bitfld.long 0x00 28.--31. "GIEn,GIEn" "0: Disables Processor A General Interrupt n,1: Enables Processor A General Interrupt n,?..."
|
|
bitfld.long 0x00 24.--27. "RIEn,RIEn" "0: Disables Processor A Receive Interrupt n,1: Enables Processor A Receive Interrupt n,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "TIEn,TIEn" "0: Disables Processor A Transmit Interrupt n,1: Enables Processor A Transmit Interrupt n,?..."
|
|
bitfld.long 0x00 16.--19. "GIRn,GIRn" "0: Processor A General Interrupt n is not..,1: Processor A General Interrupt n is requested..,?..."
|
|
newline
|
|
bitfld.long 0x00 5. "MUR,MUR" "0: N/A,1: Asserts the Processor A MU reset"
|
|
bitfld.long 0x00 0.--2. "Fn,Fn" "0: N/A,1: Asserts the Processor A MU reset,?..."
|
|
tree.end
|
|
endif
|
|
sif cpuis("IMXRT1173-CM4")||cpuis("IMXRT1175-CM4")||cpuis("IMXRT1176-CM4")
|
|
tree "MUB"
|
|
base ad:0x40C4C000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "TR0,Processor B Transmit Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR0"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "TR1,Processor B Transmit Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TR2,Processor B Transmit Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR2"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "TR3,Processor B Transmit Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,TR3"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "RR0,Processor B Receive Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR0"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "RR1,Processor B Receive Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR1"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "RR2,Processor B Receive Register 2"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR2"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "RR3,Processor B Receive Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,RR3"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SR,Processor B Status Register"
|
|
eventfld.long 0x00 28.--31. "GIPn,GIPn" "0: Processor B general purpose interrupt n is..,1: Processor B general purpose interrupt n is..,?..."
|
|
rbitfld.long 0x00 24.--27. "RFn,RFn" "0: MUB.RRn register is not full (default),1: MUB.RRn register has received data from..,?..."
|
|
newline
|
|
rbitfld.long 0x00 20.--23. "TEn,TEn" "0: MUB.TRn register is not empty,1: MUB.TRn register is empty (default),?..."
|
|
rbitfld.long 0x00 8. "FUP,FUP" "0: No flags updated initiated by the Processor B..,1: Processor B initiated flags update processing"
|
|
newline
|
|
rbitfld.long 0x00 7. "RS,RS" "0: The Processor A or the Processor A-side of..,1: The Processor A or the Processor A-side of.."
|
|
rbitfld.long 0x00 4. "EP,EP" "0: The Processor B-side event is not pending..,1: The Processor B-side event is pending"
|
|
newline
|
|
rbitfld.long 0x00 0.--2. "Fn,Fn" "0: ABFn bit in MUA.CR register is written 0..,1: ABFn bit in MUA.CR register is written 1,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CR,Processor B Control Register"
|
|
bitfld.long 0x00 28.--31. "GIEn,GIEn" "0: Disables Processor B General Interrupt n,1: Enables Processor B General Interrupt n,?..."
|
|
bitfld.long 0x00 24.--27. "RIEn,RIEn" "0: Disables Processor B Receive Interrupt n,1: Enables Processor B Receive Interrupt n,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "TIEn,TIEn" "0: Disables Processor B Transmit Interrupt n,1: Enables Processor B Transmit Interrupt n,?..."
|
|
bitfld.long 0x00 16.--19. "GIRn,GIRn" "0: Processor B General Interrupt n is not..,1: Processor B General Interrupt n is requested..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "Fn,Fn" "0: Clears the Fn bit in the MUA.SR register,1: Sets the Fn bit in the MUA.SR register,?..."
|
|
tree.end
|
|
endif
|
|
tree.end
|
|
tree "NVIC (Nested Vectored Interrupt Controller)"
|
|
base ad:0xE000E100
|
|
repeat 4. (strings "0" "1" "2" "3" )(list 0x0 0x4 0x8 0xC )
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "NVICISER$1,Interrupt Set Enable Register n"
|
|
hexmask.long 0x00 0.--31. 1. "SETENA,Interrupt set enable bits"
|
|
repeat.end
|
|
repeat 4. (strings "0" "1" "2" "3" )(list 0x0 0x4 0x8 0xC )
|
|
group.long ($2+0x80)++0x03
|
|
line.long 0x00 "NVICICER$1,Interrupt Clear Enable Register n"
|
|
hexmask.long 0x00 0.--31. 1. "CLRENA,Interrupt clear-enable bits"
|
|
repeat.end
|
|
repeat 4. (strings "0" "1" "2" "3" )(list 0x00 0x04 0x08 0x0C )
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "NVICISPR$1,Interrupt Set Pending Register n"
|
|
hexmask.long 0x00 0.--31. 1. "SETPEND,Interrupt set-pending bits"
|
|
repeat.end
|
|
repeat 4. (strings "0" "1" "2" "3" )(list 0x00 0x04 0x08 0x0C )
|
|
group.long ($2+0x180)++0x03
|
|
line.long 0x00 "NVICICPR$1,Interrupt Clear Pending Register n"
|
|
hexmask.long 0x00 0.--31. 1. "CLRPEND,Interrupt clear-pending bits"
|
|
repeat.end
|
|
repeat 4. (strings "0" "1" "2" "3" )(list 0x00 0x04 0x08 0x0C )
|
|
group.long ($2+0x200)++0x03
|
|
line.long 0x00 "NVICIABR$1,Interrupt Active bit Register n"
|
|
hexmask.long 0x00 0.--31. 1. "ACTIVE,Interrupt active flags"
|
|
repeat.end
|
|
group.byte 0x300++0x00
|
|
line.byte 0x00 "NVICIP0,Interrupt Priority Register 0"
|
|
bitfld.byte 0x00 4.--7. "PRI0,Priority of interrupt 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x301++0x00
|
|
line.byte 0x00 "NVICIP1,Interrupt Priority Register 1"
|
|
bitfld.byte 0x00 4.--7. "PRI1,Priority of interrupt 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x302++0x00
|
|
line.byte 0x00 "NVICIP2,Interrupt Priority Register 2"
|
|
bitfld.byte 0x00 4.--7. "PRI2,Priority of interrupt 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x303++0x00
|
|
line.byte 0x00 "NVICIP3,Interrupt Priority Register 3"
|
|
bitfld.byte 0x00 4.--7. "PRI3,Priority of interrupt 3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x304++0x00
|
|
line.byte 0x00 "NVICIP4,Interrupt Priority Register 4"
|
|
bitfld.byte 0x00 4.--7. "PRI4,Priority of interrupt 4" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x305++0x00
|
|
line.byte 0x00 "NVICIP5,Interrupt Priority Register 5"
|
|
bitfld.byte 0x00 4.--7. "PRI5,Priority of interrupt 5" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x306++0x00
|
|
line.byte 0x00 "NVICIP6,Interrupt Priority Register 6"
|
|
bitfld.byte 0x00 4.--7. "PRI6,Priority of interrupt 6" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x307++0x00
|
|
line.byte 0x00 "NVICIP7,Interrupt Priority Register 7"
|
|
bitfld.byte 0x00 4.--7. "PRI7,Priority of interrupt 7" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x308++0x00
|
|
line.byte 0x00 "NVICIP8,Interrupt Priority Register 8"
|
|
bitfld.byte 0x00 4.--7. "PRI8,Priority of interrupt 8" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x309++0x00
|
|
line.byte 0x00 "NVICIP9,Interrupt Priority Register 9"
|
|
bitfld.byte 0x00 4.--7. "PRI9,Priority of interrupt 9" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x30A++0x00
|
|
line.byte 0x00 "NVICIP10,Interrupt Priority Register 10"
|
|
bitfld.byte 0x00 4.--7. "PRI10,Priority of interrupt 10" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x30B++0x00
|
|
line.byte 0x00 "NVICIP11,Interrupt Priority Register 11"
|
|
bitfld.byte 0x00 4.--7. "PRI11,Priority of interrupt 11" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x30C++0x00
|
|
line.byte 0x00 "NVICIP12,Interrupt Priority Register 12"
|
|
bitfld.byte 0x00 4.--7. "PRI12,Priority of interrupt 12" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x30D++0x00
|
|
line.byte 0x00 "NVICIP13,Interrupt Priority Register 13"
|
|
bitfld.byte 0x00 4.--7. "PRI13,Priority of interrupt 13" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x30E++0x00
|
|
line.byte 0x00 "NVICIP14,Interrupt Priority Register 14"
|
|
bitfld.byte 0x00 4.--7. "PRI14,Priority of interrupt 14" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x30F++0x00
|
|
line.byte 0x00 "NVICIP15,Interrupt Priority Register 15"
|
|
bitfld.byte 0x00 4.--7. "PRI15,Priority of interrupt 15" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x310++0x00
|
|
line.byte 0x00 "NVICIP16,Interrupt Priority Register 16"
|
|
bitfld.byte 0x00 4.--7. "PRI16,Priority of interrupt 16" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x311++0x00
|
|
line.byte 0x00 "NVICIP17,Interrupt Priority Register 17"
|
|
bitfld.byte 0x00 4.--7. "PRI17,Priority of interrupt 17" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x312++0x00
|
|
line.byte 0x00 "NVICIP18,Interrupt Priority Register 18"
|
|
bitfld.byte 0x00 4.--7. "PRI18,Priority of interrupt 18" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x313++0x00
|
|
line.byte 0x00 "NVICIP19,Interrupt Priority Register 19"
|
|
bitfld.byte 0x00 4.--7. "PRI19,Priority of interrupt 19" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x314++0x00
|
|
line.byte 0x00 "NVICIP20,Interrupt Priority Register 20"
|
|
bitfld.byte 0x00 4.--7. "PRI20,Priority of interrupt 20" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x315++0x00
|
|
line.byte 0x00 "NVICIP21,Interrupt Priority Register 21"
|
|
bitfld.byte 0x00 4.--7. "PRI21,Priority of interrupt 21" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x316++0x00
|
|
line.byte 0x00 "NVICIP22,Interrupt Priority Register 22"
|
|
bitfld.byte 0x00 4.--7. "PRI22,Priority of interrupt 22" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x317++0x00
|
|
line.byte 0x00 "NVICIP23,Interrupt Priority Register 23"
|
|
bitfld.byte 0x00 4.--7. "PRI23,Priority of interrupt 23" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x318++0x00
|
|
line.byte 0x00 "NVICIP24,Interrupt Priority Register 24"
|
|
bitfld.byte 0x00 4.--7. "PRI24,Priority of interrupt 24" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x319++0x00
|
|
line.byte 0x00 "NVICIP25,Interrupt Priority Register 25"
|
|
bitfld.byte 0x00 4.--7. "PRI25,Priority of interrupt 25" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x31A++0x00
|
|
line.byte 0x00 "NVICIP26,Interrupt Priority Register 26"
|
|
bitfld.byte 0x00 4.--7. "PRI26,Priority of interrupt 26" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x31B++0x00
|
|
line.byte 0x00 "NVICIP27,Interrupt Priority Register 27"
|
|
bitfld.byte 0x00 4.--7. "PRI27,Priority of interrupt 27" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x31C++0x00
|
|
line.byte 0x00 "NVICIP28,Interrupt Priority Register 28"
|
|
bitfld.byte 0x00 4.--7. "PRI28,Priority of interrupt 28" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x31D++0x00
|
|
line.byte 0x00 "NVICIP29,Interrupt Priority Register 29"
|
|
bitfld.byte 0x00 4.--7. "PRI29,Priority of interrupt 29" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x31E++0x00
|
|
line.byte 0x00 "NVICIP30,Interrupt Priority Register 30"
|
|
bitfld.byte 0x00 4.--7. "PRI30,Priority of interrupt 30" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x31F++0x00
|
|
line.byte 0x00 "NVICIP31,Interrupt Priority Register 31"
|
|
bitfld.byte 0x00 4.--7. "PRI31,Priority of interrupt 31" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x320++0x00
|
|
line.byte 0x00 "NVICIP32,Interrupt Priority Register 32"
|
|
bitfld.byte 0x00 4.--7. "PRI32,Priority of interrupt 32" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x321++0x00
|
|
line.byte 0x00 "NVICIP33,Interrupt Priority Register 33"
|
|
bitfld.byte 0x00 4.--7. "PRI33,Priority of interrupt 33" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x322++0x00
|
|
line.byte 0x00 "NVICIP34,Interrupt Priority Register 34"
|
|
bitfld.byte 0x00 4.--7. "PRI34,Priority of interrupt 34" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x323++0x00
|
|
line.byte 0x00 "NVICIP35,Interrupt Priority Register 35"
|
|
bitfld.byte 0x00 4.--7. "PRI35,Priority of interrupt 35" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x324++0x00
|
|
line.byte 0x00 "NVICIP36,Interrupt Priority Register 36"
|
|
bitfld.byte 0x00 4.--7. "PRI36,Priority of interrupt 36" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x325++0x00
|
|
line.byte 0x00 "NVICIP37,Interrupt Priority Register 37"
|
|
bitfld.byte 0x00 4.--7. "PRI37,Priority of interrupt 37" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x326++0x00
|
|
line.byte 0x00 "NVICIP38,Interrupt Priority Register 38"
|
|
bitfld.byte 0x00 4.--7. "PRI38,Priority of interrupt 38" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x327++0x00
|
|
line.byte 0x00 "NVICIP39,Interrupt Priority Register 39"
|
|
bitfld.byte 0x00 4.--7. "PRI39,Priority of interrupt 39" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x328++0x00
|
|
line.byte 0x00 "NVICIP40,Interrupt Priority Register 40"
|
|
bitfld.byte 0x00 4.--7. "PRI40,Priority of interrupt 40" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x329++0x00
|
|
line.byte 0x00 "NVICIP41,Interrupt Priority Register 41"
|
|
bitfld.byte 0x00 4.--7. "PRI41,Priority of interrupt 41" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x32A++0x00
|
|
line.byte 0x00 "NVICIP42,Interrupt Priority Register 42"
|
|
bitfld.byte 0x00 4.--7. "PRI42,Priority of interrupt 42" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x32B++0x00
|
|
line.byte 0x00 "NVICIP43,Interrupt Priority Register 43"
|
|
bitfld.byte 0x00 4.--7. "PRI43,Priority of interrupt 43" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x32C++0x00
|
|
line.byte 0x00 "NVICIP44,Interrupt Priority Register 44"
|
|
bitfld.byte 0x00 4.--7. "PRI44,Priority of interrupt 44" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x32D++0x00
|
|
line.byte 0x00 "NVICIP45,Interrupt Priority Register 45"
|
|
bitfld.byte 0x00 4.--7. "PRI45,Priority of interrupt 45" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x32E++0x00
|
|
line.byte 0x00 "NVICIP46,Interrupt Priority Register 46"
|
|
bitfld.byte 0x00 4.--7. "PRI46,Priority of interrupt 46" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x32F++0x00
|
|
line.byte 0x00 "NVICIP47,Interrupt Priority Register 47"
|
|
bitfld.byte 0x00 4.--7. "PRI47,Priority of interrupt 47" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x330++0x00
|
|
line.byte 0x00 "NVICIP48,Interrupt Priority Register 48"
|
|
bitfld.byte 0x00 4.--7. "PRI48,Priority of interrupt 48" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x331++0x00
|
|
line.byte 0x00 "NVICIP49,Interrupt Priority Register 49"
|
|
bitfld.byte 0x00 4.--7. "PRI49,Priority of interrupt 49" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x332++0x00
|
|
line.byte 0x00 "NVICIP50,Interrupt Priority Register 50"
|
|
bitfld.byte 0x00 4.--7. "PRI50,Priority of interrupt 50" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x333++0x00
|
|
line.byte 0x00 "NVICIP51,Interrupt Priority Register 51"
|
|
bitfld.byte 0x00 4.--7. "PRI51,Priority of interrupt 51" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x334++0x00
|
|
line.byte 0x00 "NVICIP52,Interrupt Priority Register 52"
|
|
bitfld.byte 0x00 4.--7. "PRI52,Priority of interrupt 52" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x335++0x00
|
|
line.byte 0x00 "NVICIP53,Interrupt Priority Register 53"
|
|
bitfld.byte 0x00 4.--7. "PRI53,Priority of interrupt 53" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x336++0x00
|
|
line.byte 0x00 "NVICIP54,Interrupt Priority Register 54"
|
|
bitfld.byte 0x00 4.--7. "PRI54,Priority of interrupt 54" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x337++0x00
|
|
line.byte 0x00 "NVICIP55,Interrupt Priority Register 55"
|
|
bitfld.byte 0x00 4.--7. "PRI55,Priority of interrupt 55" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x338++0x00
|
|
line.byte 0x00 "NVICIP56,Interrupt Priority Register 56"
|
|
bitfld.byte 0x00 4.--7. "PRI56,Priority of interrupt 56" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x339++0x00
|
|
line.byte 0x00 "NVICIP57,Interrupt Priority Register 57"
|
|
bitfld.byte 0x00 4.--7. "PRI57,Priority of interrupt 57" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x33A++0x00
|
|
line.byte 0x00 "NVICIP58,Interrupt Priority Register 58"
|
|
bitfld.byte 0x00 4.--7. "PRI58,Priority of interrupt 58" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x33B++0x00
|
|
line.byte 0x00 "NVICIP59,Interrupt Priority Register 59"
|
|
bitfld.byte 0x00 4.--7. "PRI59,Priority of interrupt 59" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x33C++0x00
|
|
line.byte 0x00 "NVICIP60,Interrupt Priority Register 60"
|
|
bitfld.byte 0x00 4.--7. "PRI60,Priority of interrupt 60" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x33D++0x00
|
|
line.byte 0x00 "NVICIP61,Interrupt Priority Register 61"
|
|
bitfld.byte 0x00 4.--7. "PRI61,Priority of interrupt 61" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x33E++0x00
|
|
line.byte 0x00 "NVICIP62,Interrupt Priority Register 62"
|
|
bitfld.byte 0x00 4.--7. "PRI62,Priority of interrupt 62" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x33F++0x00
|
|
line.byte 0x00 "NVICIP63,Interrupt Priority Register 63"
|
|
bitfld.byte 0x00 4.--7. "PRI63,Priority of interrupt 63" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x340++0x00
|
|
line.byte 0x00 "NVICIP64,Interrupt Priority Register 64"
|
|
bitfld.byte 0x00 4.--7. "PRI64,Priority of interrupt 64" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x341++0x00
|
|
line.byte 0x00 "NVICIP65,Interrupt Priority Register 65"
|
|
bitfld.byte 0x00 4.--7. "PRI65,Priority of interrupt 65" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x342++0x00
|
|
line.byte 0x00 "NVICIP66,Interrupt Priority Register 66"
|
|
bitfld.byte 0x00 4.--7. "PRI66,Priority of interrupt 66" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x343++0x00
|
|
line.byte 0x00 "NVICIP67,Interrupt Priority Register 67"
|
|
bitfld.byte 0x00 4.--7. "PRI67,Priority of interrupt 67" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x344++0x00
|
|
line.byte 0x00 "NVICIP68,Interrupt Priority Register 68"
|
|
bitfld.byte 0x00 4.--7. "PRI68,Priority of interrupt 68" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x345++0x00
|
|
line.byte 0x00 "NVICIP69,Interrupt Priority Register 69"
|
|
bitfld.byte 0x00 4.--7. "PRI69,Priority of interrupt 69" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x346++0x00
|
|
line.byte 0x00 "NVICIP70,Interrupt Priority Register 70"
|
|
bitfld.byte 0x00 4.--7. "PRI70,Priority of interrupt 70" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x347++0x00
|
|
line.byte 0x00 "NVICIP71,Interrupt Priority Register 71"
|
|
bitfld.byte 0x00 4.--7. "PRI71,Priority of interrupt 71" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x348++0x00
|
|
line.byte 0x00 "NVICIP72,Interrupt Priority Register 72"
|
|
bitfld.byte 0x00 4.--7. "PRI72,Priority of interrupt 72" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x349++0x00
|
|
line.byte 0x00 "NVICIP73,Interrupt Priority Register 73"
|
|
bitfld.byte 0x00 4.--7. "PRI73,Priority of interrupt 73" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x34A++0x00
|
|
line.byte 0x00 "NVICIP74,Interrupt Priority Register 74"
|
|
bitfld.byte 0x00 4.--7. "PRI74,Priority of interrupt 74" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x34B++0x00
|
|
line.byte 0x00 "NVICIP75,Interrupt Priority Register 75"
|
|
bitfld.byte 0x00 4.--7. "PRI75,Priority of interrupt 75" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x34C++0x00
|
|
line.byte 0x00 "NVICIP76,Interrupt Priority Register 76"
|
|
bitfld.byte 0x00 4.--7. "PRI76,Priority of interrupt 76" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x34D++0x00
|
|
line.byte 0x00 "NVICIP77,Interrupt Priority Register 77"
|
|
bitfld.byte 0x00 4.--7. "PRI77,Priority of interrupt 77" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x34E++0x00
|
|
line.byte 0x00 "NVICIP78,Interrupt Priority Register 78"
|
|
bitfld.byte 0x00 4.--7. "PRI78,Priority of interrupt 78" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x34F++0x00
|
|
line.byte 0x00 "NVICIP79,Interrupt Priority Register 79"
|
|
bitfld.byte 0x00 4.--7. "PRI79,Priority of interrupt 79" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x350++0x00
|
|
line.byte 0x00 "NVICIP80,Interrupt Priority Register 80"
|
|
bitfld.byte 0x00 4.--7. "PRI80,Priority of interrupt 80" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x351++0x00
|
|
line.byte 0x00 "NVICIP81,Interrupt Priority Register 81"
|
|
bitfld.byte 0x00 4.--7. "PRI81,Priority of interrupt 81" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x352++0x00
|
|
line.byte 0x00 "NVICIP82,Interrupt Priority Register 82"
|
|
bitfld.byte 0x00 4.--7. "PRI82,Priority of interrupt 82" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x353++0x00
|
|
line.byte 0x00 "NVICIP83,Interrupt Priority Register 83"
|
|
bitfld.byte 0x00 4.--7. "PRI83,Priority of interrupt 83" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x354++0x00
|
|
line.byte 0x00 "NVICIP84,Interrupt Priority Register 84"
|
|
bitfld.byte 0x00 4.--7. "PRI84,Priority of interrupt 84" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x355++0x00
|
|
line.byte 0x00 "NVICIP85,Interrupt Priority Register 85"
|
|
bitfld.byte 0x00 4.--7. "PRI85,Priority of interrupt 85" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x356++0x00
|
|
line.byte 0x00 "NVICIP86,Interrupt Priority Register 86"
|
|
bitfld.byte 0x00 4.--7. "PRI86,Priority of interrupt 86" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x357++0x00
|
|
line.byte 0x00 "NVICIP87,Interrupt Priority Register 87"
|
|
bitfld.byte 0x00 4.--7. "PRI87,Priority of interrupt 87" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x358++0x00
|
|
line.byte 0x00 "NVICIP88,Interrupt Priority Register 88"
|
|
bitfld.byte 0x00 4.--7. "PRI88,Priority of interrupt 88" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x359++0x00
|
|
line.byte 0x00 "NVICIP89,Interrupt Priority Register 89"
|
|
bitfld.byte 0x00 4.--7. "PRI89,Priority of interrupt 89" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x35A++0x00
|
|
line.byte 0x00 "NVICIP90,Interrupt Priority Register 90"
|
|
bitfld.byte 0x00 4.--7. "PRI90,Priority of interrupt 90" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x35B++0x00
|
|
line.byte 0x00 "NVICIP91,Interrupt Priority Register 91"
|
|
bitfld.byte 0x00 4.--7. "PRI91,Priority of interrupt 91" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x35C++0x00
|
|
line.byte 0x00 "NVICIP92,Interrupt Priority Register 92"
|
|
bitfld.byte 0x00 4.--7. "PRI92,Priority of interrupt 92" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x35D++0x00
|
|
line.byte 0x00 "NVICIP93,Interrupt Priority Register 93"
|
|
bitfld.byte 0x00 4.--7. "PRI93,Priority of interrupt 93" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x35E++0x00
|
|
line.byte 0x00 "NVICIP94,Interrupt Priority Register 94"
|
|
bitfld.byte 0x00 4.--7. "PRI94,Priority of interrupt 94" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x35F++0x00
|
|
line.byte 0x00 "NVICIP95,Interrupt Priority Register 95"
|
|
bitfld.byte 0x00 4.--7. "PRI95,Priority of interrupt 95" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x360++0x00
|
|
line.byte 0x00 "NVICIP96,Interrupt Priority Register 96"
|
|
bitfld.byte 0x00 4.--7. "PRI96,Priority of interrupt 96" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x361++0x00
|
|
line.byte 0x00 "NVICIP97,Interrupt Priority Register 97"
|
|
bitfld.byte 0x00 4.--7. "PRI97,Priority of interrupt 97" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x362++0x00
|
|
line.byte 0x00 "NVICIP98,Interrupt Priority Register 98"
|
|
bitfld.byte 0x00 4.--7. "PRI98,Priority of interrupt 98" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x363++0x00
|
|
line.byte 0x00 "NVICIP99,Interrupt Priority Register 99"
|
|
bitfld.byte 0x00 4.--7. "PRI99,Priority of interrupt 99" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x364++0x00
|
|
line.byte 0x00 "NVICIP100,Interrupt Priority Register 100"
|
|
bitfld.byte 0x00 4.--7. "PRI100,Priority of interrupt 100" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x365++0x00
|
|
line.byte 0x00 "NVICIP101,Interrupt Priority Register 101"
|
|
bitfld.byte 0x00 4.--7. "PRI101,Priority of interrupt 101" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x366++0x00
|
|
line.byte 0x00 "NVICIP102,Interrupt Priority Register 102"
|
|
bitfld.byte 0x00 4.--7. "PRI102,Priority of interrupt 102" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x367++0x00
|
|
line.byte 0x00 "NVICIP103,Interrupt Priority Register 103"
|
|
bitfld.byte 0x00 4.--7. "PRI103,Priority of interrupt 103" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x368++0x00
|
|
line.byte 0x00 "NVICIP104,Interrupt Priority Register 104"
|
|
bitfld.byte 0x00 4.--7. "PRI104,Priority of interrupt 104" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x369++0x00
|
|
line.byte 0x00 "NVICIP105,Interrupt Priority Register 105"
|
|
bitfld.byte 0x00 4.--7. "PRI105,Priority of interrupt 105" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xE00++0x03
|
|
line.long 0x00 "NVICSTIR,Software Trigger Interrupt Register"
|
|
hexmask.long.word 0x00 0.--8. 1. "INTID,Interrupt ID of the interrupt to trigger in the range 0-239"
|
|
tree.end
|
|
tree "OCOTP (On-Chip OTP Controller)"
|
|
base ad:0x40CAC000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL,OTP Controller Control and Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "WR_UNLOCK,Write unlock"
|
|
newline
|
|
bitfld.long 0x00 15. "WORDLOCK,Lock fuse word" "0: No change to LOCK bit when programming a word..,1: LOCK bit for fuse word will be set after.."
|
|
newline
|
|
bitfld.long 0x00 12. "RELOAD_SHADOWS,Reload Shadow Registers" "0: Do not force shadow register re-load,1: Force shadow register re-load"
|
|
newline
|
|
bitfld.long 0x00 11. "ERROR,Locked Region Access Error" "0: No error,1: Error - access to a locked region requested"
|
|
newline
|
|
rbitfld.long 0x00 10. "BUSY,OTP controller status bit" "0: No write or read access to OTP started,1: Write or read access to OTP started"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "ADDR,OTP write and read access address register"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL_SET,OTP Controller Control and Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "WR_UNLOCK,Write unlock"
|
|
newline
|
|
bitfld.long 0x00 15. "WORDLOCK,Lock fuse word" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "RELOAD_SHADOWS,Reload Shadow Registers" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ERROR,Locked Region Access Error" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 10. "BUSY,OTP controller status bit" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "ADDR,OTP write and read access address register"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL_CLR,OTP Controller Control and Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "WR_UNLOCK,Write unlock"
|
|
newline
|
|
eventfld.long 0x00 15. "WORDLOCK,Lock fuse word" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "RELOAD_SHADOWS,Reload Shadow Registers" "0,1"
|
|
newline
|
|
eventfld.long 0x00 11. "ERROR,Locked Region Access Error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 10. "BUSY,OTP controller status bit" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "ADDR,OTP write and read access address register"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL_TOG,OTP Controller Control and Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "WR_UNLOCK,Write unlock"
|
|
newline
|
|
bitfld.long 0x00 15. "WORDLOCK,Lock fuse word" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "RELOAD_SHADOWS,Reload Shadow Registers" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ERROR,Locked Region Access Error" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 10. "BUSY,OTP controller status bit" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "ADDR,OTP write and read access address register"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "PDN,OTP Controller PDN Register"
|
|
eventfld.long 0x00 0. "PDN,PDN value" "0: OTP memory is not powered,1: OTP memory is powered"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DATA,OTP Controller Write Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Data"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "READ_CTRL,OTP Controller Read Control Register"
|
|
bitfld.long 0x00 4. "READ_FUSE_ERROR_INTR_ENA,Enable read-error interrupt" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 3. "READ_FUSE_DONE_INTR_ENA,Enable read-done interrupt" "0: DISABLE,1: ENABLE"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "READ_FUSE_CNTR,Number of words to" "0: ONE_WORD,1: TWO_WORDS,2: THREE_WORDS,3: FOUR_WORDS"
|
|
newline
|
|
bitfld.long 0x00 0. "READ_FUSE,Read Fuse" "0: Do not initiate a read from OTP,1: Initiate a read from OTP"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "OUT_STATUS,8K OTP Memory STATUS Register"
|
|
bitfld.long 0x00 27. "DED3,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DED2,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DED1,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "DED0,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "READ_ERROR_INTR,Fuse read error" "0: Read operation finished with out any error,1: Read operation finished with an error"
|
|
newline
|
|
bitfld.long 0x00 22. "READ_DONE_INTR,Read fuse done" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 21. "CALIBRATED,Calibrated status" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "DED_RELOAD,Indicates double error detection occured on reload" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "SEC_RELOAD,Indicates single error correction occured on reload" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 15.--18. "FLAGSTATE,Flag state" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 14. "PWOK,Power OK" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 13. "ACK,Acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "PROGFAIL,Programming failed" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "LOCKED,Word Locked" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "DED,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SEC,Single Error Correct" "0,1"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "OUT_STATUS_SET,8K OTP Memory STATUS Register"
|
|
bitfld.long 0x00 27. "DED3,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DED2,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DED1,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "DED0,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "READ_ERROR_INTR,Fuse read error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "READ_DONE_INTR,Read fuse done" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 21. "CALIBRATED,Calibrated status" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "DED_RELOAD,Indicates double error detection occured on reload" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "SEC_RELOAD,Indicates single error correction occured on reload" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 15.--18. "FLAGSTATE,Flag state" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 14. "PWOK,Power OK" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 13. "ACK,Acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "PROGFAIL,Programming failed" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "LOCKED,Word Locked" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "DED,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SEC,Single Error Correct" "0,1"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "OUT_STATUS_CLR,8K OTP Memory STATUS Register"
|
|
eventfld.long 0x00 27. "DED3,Double error detect" "0,1"
|
|
newline
|
|
eventfld.long 0x00 26. "DED2,Double error detect" "0,1"
|
|
newline
|
|
eventfld.long 0x00 25. "DED1,Double error detect" "0,1"
|
|
newline
|
|
eventfld.long 0x00 24. "DED0,Double error detect" "0,1"
|
|
newline
|
|
eventfld.long 0x00 23. "READ_ERROR_INTR,Fuse read error" "0,1"
|
|
newline
|
|
eventfld.long 0x00 22. "READ_DONE_INTR,Read fuse done" "0,1"
|
|
newline
|
|
eventfld.long 0x00 21. "CALIBRATED,Calibrated status" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20. "DED_RELOAD,Indicates double error detection occured on reload" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "SEC_RELOAD,Indicates single error correction occured on reload" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15.--18. "FLAGSTATE,Flag state" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 14. "PWOK,Power OK" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13. "ACK,Acknowledge" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "PROGFAIL,Programming failed" "0,1"
|
|
newline
|
|
eventfld.long 0x00 11. "LOCKED,Word Locked" "0,1"
|
|
newline
|
|
eventfld.long 0x00 10. "DED,Double error detect" "0,1"
|
|
newline
|
|
eventfld.long 0x00 9. "SEC,Single Error Correct" "0,1"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "OUT_STATUS_TOG,8K OTP Memory STATUS Register"
|
|
bitfld.long 0x00 27. "DED3,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DED2,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "DED1,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "DED0,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "READ_ERROR_INTR,Fuse read error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "READ_DONE_INTR,Read fuse done" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 21. "CALIBRATED,Calibrated status" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "DED_RELOAD,Indicates double error detection occured on reload" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "SEC_RELOAD,Indicates single error correction occured on reload" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 15.--18. "FLAGSTATE,Flag state" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 14. "PWOK,Power OK" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 13. "ACK,Acknowledge" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "PROGFAIL,Programming failed" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "LOCKED,Word Locked" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "DED,Double error detect" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SEC,Single Error Correct" "0,1"
|
|
rgroup.long 0xB0++0x03
|
|
line.long 0x00 "VERSION,OTP Controller Version Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major RTL Version"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor RTL Version"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP,RTL Version Stepping"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "READ_FUSE_DATA0,OTP Controller Read Data 0 Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Data"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "READ_FUSE_DATA1,OTP Controller Read Data 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Data"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "READ_FUSE_DATA2,OTP Controller Read Data 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Data"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "READ_FUSE_DATA3,OTP Controller Read Data 3 Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Data"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "SW_LOCK,SW_LOCK Register"
|
|
hexmask.long 0x00 0.--31. 1. "SW_LOCK,This register contains lock information which has the same function as the RLOCK fuse words (supplementary fuse words 8 (0x880) and 9 (0x890)) in fuse memory"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "BIT_LOCK,BIT_LOCK Register"
|
|
hexmask.long 0x00 0.--31. 1. "BIT_LOCK,Each bit controls the corresponding bit in supplementary fuse word 13 and its shadow register"
|
|
rgroup.long 0x600++0x03
|
|
line.long 0x00 "LOCKED0,OTP Controller Program Locked Status 0 Register"
|
|
hexmask.long.word 0x00 0.--15. 1. "LOCKED,Stores program locked status for fuse words 0-15"
|
|
rgroup.long 0x610++0x03
|
|
line.long 0x00 "LOCKED1,OTP Controller Program Locked Status 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "LOCKED,Stores program locked status for fuse words 16-47"
|
|
rgroup.long 0x620++0x03
|
|
line.long 0x00 "LOCKED2,OTP Controller Program Locked Status 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "LOCKED,Stores program locked status for fuse words 48-79"
|
|
rgroup.long 0x630++0x03
|
|
line.long 0x00 "LOCKED3,OTP Controller Program Locked Status 3 Register"
|
|
hexmask.long 0x00 0.--31. 1. "LOCKED,Stores program locked status for fuse words 80-111"
|
|
rgroup.long 0x640++0x03
|
|
line.long 0x00 "LOCKED4,OTP Controller Program Locked Status 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "LOCKED,Stores program locked status for fuse words 112-143"
|
|
repeat 144. (increment 0 1)(increment 0 0x10)
|
|
tree "FUSEn[$1]"
|
|
rgroup.long ($2+0x800)++0x03
|
|
line.long 0x00 "FUSE,Value of fuse word index"
|
|
hexmask.long 0x00 0.--31. 1. "BITS,Reflects value of the fuse word"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "OSC_RC_400M"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Control Register 0"
|
|
bitfld.long 0x00 24.--29. "REF_CLK_DIV,Divide value for ref_clk to generate slow_clk (used inside this IP)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Control Register 0"
|
|
bitfld.long 0x00 24.--29. "REF_CLK_DIV,Divide value for ref_clk to generate slow_clk (used inside this IP)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Control Register 0"
|
|
eventfld.long 0x00 24.--29. "REF_CLK_DIV,Divide value for ref_clk to generate slow_clk (used inside this IP)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Control Register 0"
|
|
bitfld.long 0x00 24.--29. "REF_CLK_DIV,Divide value for ref_clk to generate slow_clk (used inside this IP)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CTRL1,Control Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "TARGET_COUNT,Target count for the fast clock"
|
|
bitfld.long 0x00 8.--11. "HYST_PLUS,Positive hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "HYST_MINUS,Negative hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "CTRL1_SET,Control Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "TARGET_COUNT,Target count for the fast clock"
|
|
bitfld.long 0x00 8.--11. "HYST_PLUS,Positive hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "HYST_MINUS,Negative hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "CTRL1_CLR,Control Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "TARGET_COUNT,Target count for the fast clock"
|
|
eventfld.long 0x00 8.--11. "HYST_PLUS,Positive hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 0.--3. "HYST_MINUS,Negative hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "CTRL1_TOG,Control Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "TARGET_COUNT,Target count for the fast clock"
|
|
bitfld.long 0x00 8.--11. "HYST_PLUS,Positive hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "HYST_MINUS,Negative hysteresis value for the tuned clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "CTRL2,Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "OSC_TUNE_VAL,Program the oscillator frequency"
|
|
bitfld.long 0x00 14. "TUNE_START,Start/Stop tuning" "0: Stop tuning and reset the tuning logic,1: TUNE_START_1"
|
|
newline
|
|
bitfld.long 0x00 12. "TUNE_EN,Freeze/Unfreeze the tuning value" "0: Freezes the tuning at the current tuned value,1: Unfreezes and continues the tuning operation"
|
|
bitfld.long 0x00 10. "TUNE_BYP,Bypass the tuning logic" "0: Use the output of tuning logic to run the..,1: Bypass the tuning logic and use the.."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "CTRL2_SET,Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "OSC_TUNE_VAL,Program the oscillator frequency"
|
|
bitfld.long 0x00 14. "TUNE_START,Start/Stop tuning" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "TUNE_EN,Freeze/Unfreeze the tuning value" "0,1"
|
|
bitfld.long 0x00 10. "TUNE_BYP,Bypass the tuning logic" "0,1"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CTRL2_CLR,Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "OSC_TUNE_VAL,Program the oscillator frequency"
|
|
eventfld.long 0x00 14. "TUNE_START,Start/Stop tuning" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "TUNE_EN,Freeze/Unfreeze the tuning value" "0,1"
|
|
eventfld.long 0x00 10. "TUNE_BYP,Bypass the tuning logic" "0,1"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CTRL2_TOG,Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "OSC_TUNE_VAL,Program the oscillator frequency"
|
|
bitfld.long 0x00 14. "TUNE_START,Start/Stop tuning" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "TUNE_EN,Freeze/Unfreeze the tuning value" "0,1"
|
|
bitfld.long 0x00 10. "TUNE_BYP,Bypass the tuning logic" "0,1"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CTRL3,Control Register 3"
|
|
hexmask.long.word 0x00 16.--31. 1. "COUNT_1M_CLK,Count for the locked clk_1m_out"
|
|
bitfld.long 0x00 10. "MUX_1M_CLK,Select free/locked 1MHz output" "0: Select free-running 1MHz to be put out on..,1: Select locked 1MHz to be put out on clk_1m_out"
|
|
newline
|
|
bitfld.long 0x00 8. "EN_1M_CLK,Enable 1MHz output Clock" "0: Enable the output (clk_1m_out),1: Disable the output (clk_1m_out)"
|
|
bitfld.long 0x00 0. "CLR_ERR,Clear the error flag CLK1M_ERR" "0: CLR_ERR_0,1: Clears the error flag CLK1M_ERR in status.."
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CTRL3_SET,Control Register 3"
|
|
hexmask.long.word 0x00 16.--31. 1. "COUNT_1M_CLK,Count for the locked clk_1m_out"
|
|
bitfld.long 0x00 10. "MUX_1M_CLK,Select free/locked 1MHz output" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "EN_1M_CLK,Enable 1MHz output Clock" "0,1"
|
|
bitfld.long 0x00 0. "CLR_ERR,Clear the error flag CLK1M_ERR" "0,1"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CTRL3_CLR,Control Register 3"
|
|
hexmask.long.word 0x00 16.--31. 1. "COUNT_1M_CLK,Count for the locked clk_1m_out"
|
|
eventfld.long 0x00 10. "MUX_1M_CLK,Select free/locked 1MHz output" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8. "EN_1M_CLK,Enable 1MHz output Clock" "0,1"
|
|
eventfld.long 0x00 0. "CLR_ERR,Clear the error flag CLK1M_ERR" "0,1"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "CTRL3_TOG,Control Register 3"
|
|
hexmask.long.word 0x00 16.--31. 1. "COUNT_1M_CLK,Count for the locked clk_1m_out"
|
|
bitfld.long 0x00 10. "MUX_1M_CLK,Select free/locked 1MHz output" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "EN_1M_CLK,Enable 1MHz output Clock" "0,1"
|
|
bitfld.long 0x00 0. "CLR_ERR,Clear the error flag CLK1M_ERR" "0,1"
|
|
rgroup.long 0x50++0x03
|
|
line.long 0x00 "STAT0,Status Register 0"
|
|
bitfld.long 0x00 0. "CLK1M_ERR,Error flag for clk_1m_locked" "0: CLK1M_ERR_0,1: The count value has been reached within one.."
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "STAT0_SET,Status Register 0"
|
|
bitfld.long 0x00 0. "CLK1M_ERR,Error flag for clk_1m_locked" "0,1"
|
|
rgroup.long 0x58++0x03
|
|
line.long 0x00 "STAT0_CLR,Status Register 0"
|
|
eventfld.long 0x00 0. "CLK1M_ERR,Error flag for clk_1m_locked" "0,1"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "STAT0_TOG,Status Register 0"
|
|
bitfld.long 0x00 0. "CLK1M_ERR,Error flag for clk_1m_locked" "0,1"
|
|
rgroup.long 0x60++0x03
|
|
line.long 0x00 "STAT1,Status Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "CURR_COUNT_VAL,Current count for the fast clock"
|
|
rgroup.long 0x64++0x03
|
|
line.long 0x00 "STAT1_SET,Status Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "CURR_COUNT_VAL,Current count for the fast clock"
|
|
rgroup.long 0x68++0x03
|
|
line.long 0x00 "STAT1_CLR,Status Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "CURR_COUNT_VAL,Current count for the fast clock"
|
|
rgroup.long 0x6C++0x03
|
|
line.long 0x00 "STAT1_TOG,Status Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "CURR_COUNT_VAL,Current count for the fast clock"
|
|
rgroup.long 0x70++0x03
|
|
line.long 0x00 "STAT2,Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CURR_OSC_TUNE_VAL,Current tuning value used by oscillator"
|
|
rgroup.long 0x74++0x03
|
|
line.long 0x00 "STAT2_SET,Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CURR_OSC_TUNE_VAL,Current tuning value used by oscillator"
|
|
rgroup.long 0x78++0x03
|
|
line.long 0x00 "STAT2_CLR,Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CURR_OSC_TUNE_VAL,Current tuning value used by oscillator"
|
|
rgroup.long 0x7C++0x03
|
|
line.long 0x00 "STAT2_TOG,Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "CURR_OSC_TUNE_VAL,Current tuning value used by oscillator"
|
|
tree.end
|
|
tree "OTFAD (On-the-Fly AES Decryption)"
|
|
repeat 2. (list 1. 2.) (list ad:0x400CC000 ad:0x400D0000)
|
|
tree "OTFAD$1"
|
|
base $2
|
|
group.long 0xC00++0x03
|
|
line.long 0x00 "CR,Control Register"
|
|
bitfld.long 0x00 31. "GE,Global OTFAD Enable" "0: OTFAD has decryption disabled,1: OTFAD has decryption enabled and processes.."
|
|
bitfld.long 0x00 30. "SKBP,Start key blob processing" "0: Key blob processing is not initiated,1: Properly-enabled key blob processing is.."
|
|
newline
|
|
bitfld.long 0x00 7. "RRAE,Restricted Register Access Enable" "0: Register access is fully enabled,1: Register access is restricted and only the CR.."
|
|
bitfld.long 0x00 5. "KBPE,Key Blob Processing Enable" "0: Key blob processing is disabled,1: Key blob processing is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "KBSE,Key Blob Scramble Enable" "0: Key blob KEK scrambling is disabled,1: Key blob KEK scrambling is enabled"
|
|
bitfld.long 0x00 3. "FLDM,Force Logically Disabled Mode" "0: No effect on the operating mode,1: Force entry into LDM after a write with this.."
|
|
newline
|
|
bitfld.long 0x00 1. "FERR,Force Error" "0: No effect on the SR[KBERE] indicator,1: SR[KBERR] is immediately set after a write.."
|
|
group.long 0xC04++0x03
|
|
line.long 0x00 "SR,Status Register"
|
|
rbitfld.long 0x00 31. "KBD,Key Blob Processing Done" "0: Key blob processing was not enabled or is not..,1: Key blob processing was enabled and is complete"
|
|
rbitfld.long 0x00 30. "KBPE,Key Blob Processing Enable" "0: Key blob processing is not enabled,1: Key blob processing is enabled"
|
|
newline
|
|
rbitfld.long 0x00 29. "GEM,Global Enable Mode" "0: OTFAD is disabled,1: OTFAD is enabled and processes data fetched.."
|
|
rbitfld.long 0x00 28. "RRAM,Restricted Register Access Mode" "0: Register access is fully enabled,1: Register access is restricted and only the CR.."
|
|
newline
|
|
rbitfld.long 0x00 24.--27. "HRL,Hardware Revision Level" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.long 0x00 19. "CTXIE3,Context Integrity Error" "0: No key blob integrity error was detected for..,1: A key blob integrity error was detected in.."
|
|
newline
|
|
rbitfld.long 0x00 18. "CTXIE2,Context Integrity Error" "0: No key blob integrity error was detected for..,1: A key blob integrity error was detected in.."
|
|
rbitfld.long 0x00 17. "CTXIE1,Context Integrity Error" "0: No key blob integrity error was detected for..,1: A key blob integrity error was detected in.."
|
|
newline
|
|
rbitfld.long 0x00 16. "CTXIE0,Context Integrity Error" "0: No key blob integrity error was detected for..,1: A key blob integrity error was detected in.."
|
|
rbitfld.long 0x00 11. "CTXER3,Context Error" "0: No key blob error was detected for context n,1: A key blob integrity error might have been.."
|
|
newline
|
|
rbitfld.long 0x00 10. "CTXER2,Context Error" "0: No key blob error was detected for context n,1: A key blob integrity error might have been.."
|
|
rbitfld.long 0x00 9. "CTXER1,Context Error" "0: No key blob error was detected for context n,1: A key blob integrity error might have been.."
|
|
newline
|
|
rbitfld.long 0x00 8. "CTXER0,Context Error" "0: No key blob error was detected for context n,1: A key blob integrity error might have been.."
|
|
rbitfld.long 0x00 4.--7. "NCTX,Number of Contexts" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 2.--3. "MODE,Operating Mode" "0: Operating in Normal mode (NRM),1: Unused (reserved),2: Unused (reserved),3: Operating in Logically Disabled Mode (LDM)"
|
|
rbitfld.long 0x00 1. "MDPCP,MDPC Present" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "KBERR,Key Blob Error" "0: No key blob error detected,1: One or more key blob errors has been detected"
|
|
repeat 4. (increment 0 1)(increment 0 0x40)
|
|
tree "CTX[$1]"
|
|
group.long ($2+0xD00)++0x03
|
|
line.long 0x00 "CTX_KEY0,AES Key Word"
|
|
hexmask.long 0x00 0.--31. 1. "KEY,AES Key"
|
|
group.long ($2+0xD04)++0x03
|
|
line.long 0x00 "CTX_KEY1,AES Key Word"
|
|
hexmask.long 0x00 0.--31. 1. "KEY,AES Key"
|
|
group.long ($2+0xD08)++0x03
|
|
line.long 0x00 "CTX_KEY2,AES Key Word"
|
|
hexmask.long 0x00 0.--31. 1. "KEY,AES Key"
|
|
group.long ($2+0xD0C)++0x03
|
|
line.long 0x00 "CTX_KEY3,AES Key Word"
|
|
hexmask.long 0x00 0.--31. 1. "KEY,AES Key"
|
|
group.long ($2+0xD10)++0x03
|
|
line.long 0x00 "CTX_CTR0,AES Counter Word"
|
|
hexmask.long 0x00 0.--31. 1. "CTR,AES Counter"
|
|
group.long ($2+0xD14)++0x03
|
|
line.long 0x00 "CTX_CTR1,AES Counter Word"
|
|
hexmask.long 0x00 0.--31. 1. "CTR,AES Counter"
|
|
group.long ($2+0xD18)++0x03
|
|
line.long 0x00 "CTX_RGD_W0,AES Region Descriptor Word0"
|
|
hexmask.long.tbyte 0x00 10.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0xD1C)++0x03
|
|
line.long 0x00 "CTX_RGD_W1,AES Region Descriptor Word1"
|
|
hexmask.long.tbyte 0x00 10.--31. 1. "ENDADDR,End Address"
|
|
bitfld.long 0x00 2. "RO,Read-Only" "0: The context registers can be accessed..,1: The context registers are read-only and.."
|
|
newline
|
|
bitfld.long 0x00 1. "ADE,AES Decryption Enable" "0: Bypass the fetched data,1: Perform the CTR-AES128 mode decryption on the.."
|
|
bitfld.long 0x00 0. "VLD,Valid" "0: Context is invalid,1: Context is valid"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "PDM (Pulse Density Modulation (Digital Microphone) Interface)"
|
|
base ad:0x40C20000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL_1,PDM Control register 1"
|
|
bitfld.long 0x00 31. "MDIS,Module Disable" "0: Normal Mode,1: Disable/Low Leakage Mode"
|
|
bitfld.long 0x00 30. "DOZEN,DOZE enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "PDMIEN,PDM Enable" "0: PDM stopped,1: PDM operation started"
|
|
bitfld.long 0x00 28. "DBG,Debug Mode" "0: Normal Mode,1: Debug Mode"
|
|
newline
|
|
bitfld.long 0x00 27. "SRES,Software-reset bit" "0: no_action,1: Software reset"
|
|
bitfld.long 0x00 26. "DBGE,Module Enable in Debug" "0: Disabled after completing the current frame,1: enabled"
|
|
newline
|
|
bitfld.long 0x00 24.--25. "DISEL,DMA Interrupt Selection" "0: DMA and interrupt requests disabled,1: DMA requests enabled,2: Interrupt requests enabled,?..."
|
|
bitfld.long 0x00 23. "ERREN,Error Interruption Enable" "0: Error Interrupts disabled,1: Error Interrupts enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "CH7EN,Channel 7 Enable" "0,1"
|
|
bitfld.long 0x00 6. "CH6EN,Channel 6 Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "CH5EN,Channel 5 Enable" "0,1"
|
|
bitfld.long 0x00 4. "CH4EN,Channel 4 Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "CH3EN,Channel 3 Enable" "0,1"
|
|
bitfld.long 0x00 2. "CH2EN,Channel 2 Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "CH1EN,Channel 1 Enable" "0,1"
|
|
bitfld.long 0x00 0. "CH0EN,Channel 0 Enable" "0,1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL_2,PDM Control register 2"
|
|
bitfld.long 0x00 25.--27. "QSEL,Quality Mode" "0: Medium quality mode,1: High quality mode,?,?,4: Very low quality 2 mode,5: Very low quality 1 mode,6: Very low quality 0 mode,7: Low quality mode"
|
|
bitfld.long 0x00 16.--19. "CICOSR,CIC Decimation Rate" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "CLKDIV,Clock Divider"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "STAT,PDM Status register"
|
|
rbitfld.long 0x00 31. "BSY_FIL,Busy Flag" "0: PDM is stopped,1: PDM is running"
|
|
rbitfld.long 0x00 30. "FIR_RDY,Filter Data Ready" "0: Filter data is not reliable,1: Filter data is reliable"
|
|
newline
|
|
eventfld.long 0x00 29. "LOWFREQF,Low Frequency Flag" "0: CLKDIV value is OK,1: CLKDIV value is too low"
|
|
eventfld.long 0x00 7. "CH7F,Channel 7 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
newline
|
|
eventfld.long 0x00 6. "CH6F,Channel 6 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
eventfld.long 0x00 5. "CH5F,Channel 5 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
newline
|
|
eventfld.long 0x00 4. "CH4F,Channel 4 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
eventfld.long 0x00 3. "CH3F,Channel 3 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
newline
|
|
eventfld.long 0x00 2. "CH2F,Channel 2 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
eventfld.long 0x00 1. "CH1F,Channel 1 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
newline
|
|
eventfld.long 0x00 0. "CH0F,Channel 0 Output Data Flag" "0: Channel's FIFO did not reach the number of..,1: Channel's FIFO reached the number of elements.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "FIFO_CTRL,PDM FIFO Control register"
|
|
bitfld.long 0x00 0.--2. "FIFOWMK,FIFO Watermark Control" "0,1,2,3,4,5,6,7"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "FIFO_STAT,PDM FIFO Status register"
|
|
eventfld.long 0x00 15. "FIFOUND7,FIFO Underflow Exception flag for Channel 7" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
eventfld.long 0x00 14. "FIFOUND6,FIFO Underflow Exception flag for Channel 6" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
newline
|
|
eventfld.long 0x00 13. "FIFOUND5,FIFO Underflow Exception flag for Channel 5" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
eventfld.long 0x00 12. "FIFOUND4,FIFO Underflow Exception flag for Channel 4" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
newline
|
|
eventfld.long 0x00 11. "FIFOUND3,FIFO Underflow Exception flag for Channel 3" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
eventfld.long 0x00 10. "FIFOUND2,FIFO Underflow Exception flag for Channel 2" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
newline
|
|
eventfld.long 0x00 9. "FIFOUND1,FIFO Underflow Exception flag for Channel 1" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
eventfld.long 0x00 8. "FIFOUND0,FIFO Underflow Exception flag for Channel 0" "0: No exception by FIFO Underflow,1: Exception by FIFO underflow"
|
|
newline
|
|
eventfld.long 0x00 7. "FIFOOVF7,FIFO Overflow Exception flag for Channel 7" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
eventfld.long 0x00 6. "FIFOOVF6,FIFO Overflow Exception flag for Channel 6" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
newline
|
|
eventfld.long 0x00 5. "FIFOOVF5,FIFO Overflow Exception flag for Channel 5" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
eventfld.long 0x00 4. "FIFOOVF4,FIFO Overflow Exception flag for Channel 4" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
newline
|
|
eventfld.long 0x00 3. "FIFOOVF3,FIFO Overflow Exception flag for Channel 3" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
eventfld.long 0x00 2. "FIFOOVF2,FIFO Overflow Exception flag for Channel 2" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
newline
|
|
eventfld.long 0x00 1. "FIFOOVF1,FIFO Overflow Exception flag for Channel 1" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
eventfld.long 0x00 0. "FIFOOVF0,FIFO Overflow Exception flag for Channel 0" "0: No exception by FIFO overflow,1: Exception by FIFO overflow"
|
|
repeat 8. (increment 0 1) (increment 0 0x4)
|
|
rgroup.long ($2+0x24)++0x03
|
|
line.long 0x00 "DATACH[$1],PDM Output Result Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Channel n Data"
|
|
repeat.end
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "DC_CTRL,PDM DC Remover Control register"
|
|
bitfld.long 0x00 14.--15. "DCCONFIG7,Channel 7 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
bitfld.long 0x00 12.--13. "DCCONFIG6,Channel 6 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "DCCONFIG5,Channel 5 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
bitfld.long 0x00 8.--9. "DCCONFIG4,Channel 4 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "DCCONFIG3,Channel 3 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
bitfld.long 0x00 4.--5. "DCCONFIG2,Channel 2 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "DCCONFIG1,Channel 1 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
bitfld.long 0x00 0.--1. "DCCONFIG0,Channel 0 DC Remover Configuration" "0: DC Remover cut-off at 21Hz,1: DC Remover cut-off at 83Hz,2: DC Remover cut-off at 152Hz,3: DC Remover is bypassed"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "RANGE_CTRL,PDM Range Control register"
|
|
bitfld.long 0x00 28.--31. "RANGEADJ7,Channel 7 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "RANGEADJ6,Channel 6 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "RANGEADJ5,Channel 5 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "RANGEADJ4,Channel 4 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RANGEADJ3,Channel 3 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "RANGEADJ2,Channel 2 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "RANGEADJ1,Channel 1 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "RANGEADJ0,Channel 0 Range Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "RANGE_STAT,PDM Range Status register"
|
|
eventfld.long 0x00 23. "RANGEUNF7,Channel 7 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
eventfld.long 0x00 22. "RANGEUNF6,Channel 6 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
newline
|
|
eventfld.long 0x00 21. "RANGEUNF5,Channel 5 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
eventfld.long 0x00 20. "RANGEUNF4,Channel 4 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
newline
|
|
eventfld.long 0x00 19. "RANGEUNF3,Channel 3 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
eventfld.long 0x00 18. "RANGEUNF2,Channel 2 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
newline
|
|
eventfld.long 0x00 17. "RANGEUNF1,Channel 1 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
eventfld.long 0x00 16. "RANGEUNF0,Channel 0 Range Underflow Error Flag" "0: No exception by range underflow,1: Exception by range underflow"
|
|
newline
|
|
eventfld.long 0x00 7. "RANGEOVF7,Channel 7 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
eventfld.long 0x00 6. "RANGEOVF6,Channel 6 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
newline
|
|
eventfld.long 0x00 5. "RANGEOVF5,Channel 5 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
eventfld.long 0x00 4. "RANGEOVF4,Channel 4 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
newline
|
|
eventfld.long 0x00 3. "RANGEOVF3,Channel 3 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
eventfld.long 0x00 2. "RANGEOVF2,Channel 2 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
newline
|
|
eventfld.long 0x00 1. "RANGEOVF1,Channel 1 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
eventfld.long 0x00 0. "RANGEOVF0,Channel 0 Range Overflow Error Flag" "0: No exception by range overflow,1: Exception by range overflow"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "VAD0_CTRL_1,Voice Activity Detector 0 Control register"
|
|
bitfld.long 0x00 24.--26. "VADCHSEL,Voice Activity Detector Channel Selector" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 16.--19. "VADCICOSR,Voice Activity Detector CIC Oversampling Rate" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "VADINITT,Voice Activity Detector Initialization Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 4. "VADST10,Voice Activity Detector Internal Filters Initialization" "0: Normal operation,1: Filters are initialized"
|
|
newline
|
|
bitfld.long 0x00 3. "VADERIE,Voice Activity Detector Error Interruption Enable" "0: HWVAD Error Interrupts disabled,1: HWVAD Error Interrupts enabled"
|
|
bitfld.long 0x00 2. "VADIE,Voice Activity Detector Interruption Enable" "0: HWVAD Interrupts disabled,1: HWVAD Interrupts enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "VADRST,Voice Activity Detector Reset" "0,1"
|
|
bitfld.long 0x00 0. "VADEN,Voice Activity Detector Enable" "0: The HWVAD is disabled,1: The HWVAD is enabled"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "VAD0_CTRL_2,Voice Activity Detector 0 Control register"
|
|
bitfld.long 0x00 31. "VADFRENDIS,Voice Activity Detector Frame Energy Disable" "0: Frame energy calculus enabled,1: Frame energy calculus disabled"
|
|
bitfld.long 0x00 30. "VADPREFEN,Voice Activity Detector Pre Filter Enable" "0: Pre-filter is bypassed,1: Pre-filter is enabled"
|
|
newline
|
|
bitfld.long 0x00 28. "VADFOUTDIS,Voice Activity Detector Force Output Disable" "0: Output is enabled,1: Output is disabled"
|
|
bitfld.long 0x00 16.--21. "VADFRAMET,Voice Activity Detector Frame Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "VADINPGAIN,Voice Activity Detector Input Gain" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--1. "VADHPF,Voice Activity Detector High-Pass Filter" "0: Filter bypassed,1: Cut-off frequency at 1750Hz,2: Cut-off frequency at 215Hz,3: Cut-off frequency at 102Hz"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "VAD0_STAT,Voice Activity Detector 0 Status register"
|
|
rbitfld.long 0x00 31. "VADINITF,Voice Activity Detector Initialization Flag" "0: HWVAD is not being initialized,1: HWVAD is being initialized"
|
|
eventfld.long 0x00 16. "VADINSATF,Voice Activity Detector Input Saturation Flag" "0: no_exception,1: exception"
|
|
newline
|
|
rbitfld.long 0x00 15. "VADEF,Voice Activity Detector Event Flag" "0: Voice activity not detected,1: Voice activity detected"
|
|
eventfld.long 0x00 0. "VADIF,Voice Activity Detector Interrupt Flag" "0: Voice activity not detected,1: Voice activity detected"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "VAD0_SCONFIG,Voice Activity Detector 0 Signal Configuration"
|
|
bitfld.long 0x00 31. "VADSFILEN,Voice Activity Detector Signal Filter Enable" "0: Signal filter is disabled,1: Signal filter is enabled"
|
|
bitfld.long 0x00 30. "VADSMAXEN,Voice Activity Detector Signal Maximum Enable" "0: Maximum block is bypassed,1: Maximum block is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "VADSGAIN,Voice Activity Detector Signal Gain" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "VAD0_NCONFIG,Voice Activity Detector 0 Noise Configuration"
|
|
bitfld.long 0x00 31. "VADNFILAUTO,Voice Activity Detector Noise Filter Auto" "0: Noise filter is always enabled,1: Noise filter is enabled/disabled based on.."
|
|
bitfld.long 0x00 30. "VADNMINEN,Voice Activity Detector Noise Minimum Enable" "0: Minimum block is bypassed,1: Minimum block is enabled"
|
|
newline
|
|
bitfld.long 0x00 29. "VADNDECEN,Voice Activity Detector Noise Decimation Enable" "0: Noise input is not decimated,1: Noise input is decimated"
|
|
bitfld.long 0x00 28. "VADNOREN,Voice Activity Detector Noise OR Enable" "0: Noise input is not decimated,1: Noise input is decimated"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "VADNFILADJ,Voice Activity Detector Noise Filter Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 0.--3. "VADNGAIN,Voice Activity Detector Noise Gain" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xA4++0x03
|
|
line.long 0x00 "VAD0_NDATA,Voice Activity Detector 0 Noise Data"
|
|
hexmask.long.word 0x00 0.--15. 1. "VADNDATA,Voice Activity Detector Noise Data"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "VAD0_ZCD,Voice Activity Detector 0 Zero-Crossing Detector"
|
|
hexmask.long.word 0x00 16.--25. 1. "VADZCDTH,Zero-Crossing Detector Threshold"
|
|
bitfld.long 0x00 8.--11. "VADZCDADJ,Zero-Crossing Detector Adjustment" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "VADZCDAND,Zero-Crossing Detector AND Behavior" "0: The ZCD result is OR'ed with the energy-based..,1: The ZCD result is AND'ed with the.."
|
|
bitfld.long 0x00 2. "VADZCDAUTO,Zero-Crossing Detector Automatic Threshold" "0: The ZCD threshold is not estimated..,1: The ZCD threshold is estimated automatically"
|
|
newline
|
|
bitfld.long 0x00 0. "VADZCDEN,Zero-Crossing Detector Enable" "0: The ZCD is disabled,1: The ZCD is enabled"
|
|
tree.end
|
|
tree "PGMC (Power Gating and Memory Controller)"
|
|
tree "PGMC_BPC"
|
|
repeat 8. (list 0. 1. 2. 3. 4. 5. 6. 7.) (list ad:0x40C88000 ad:0x40C88200 ad:0x40C88400 ad:0x40C88600 ad:0x40C88800 ad:0x40C88A00 ad:0x40C88C00 ad:0x40C88E00)
|
|
tree "PGMC_BPC$1"
|
|
base $2
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "BPC_AUTHEN_CTRL,BPC Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "NONSECURE,Allow non-secure mode access" "0: Allow only secure mode to access basic power..,1: Allow both secure and non-secure mode to.."
|
|
newline
|
|
bitfld.long 0x00 0. "USER,Allow user mode access" "0: Allow only privilege mode to access basic..,1: Allow both privilege and user mode to access.."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "BPC_MODE,BPC Mode"
|
|
bitfld.long 0x00 4.--5. "DOMAIN_ASSIGN,Domain assignment of the BPC" "0: Domain 0,1: Domain 1,2: Domain 2,3: Domain 3"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CTRL_MODE,Control mode" "0: Not affected by any low power mode,1: Controlled by CPU power mode of the domain,2: Controlled by Setpoint,?..."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "BPC_POWER_CTRL,BPC power control"
|
|
hexmask.long.word 0x00 16.--31. 1. "PWR_OFF_AT_SP,Power off when system enters Setpoint number"
|
|
newline
|
|
bitfld.long 0x00 11. "ISO_OFF_SOFT,Software isolation off trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "PSW_ON_SOFT,Software power on trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "PSW_OFF_SOFT,Software power off trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "ISO_ON_SOFT,Software isolation on trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "PWR_OFF_AT_SUSPEND," "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PWR_OFF_AT_STOP," "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "PWR_OFF_AT_WAIT," "0,1"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "BPC_FLAG,BPC flag"
|
|
eventfld.long 0x00 0. "PDN_FLAG,set to 1 after power switch off cleared by writing 1" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "BPC_SSAR_SAVE_CTRL,BPC SSAR save control"
|
|
hexmask.long.word 0x00 16.--31. 1. "SAVE_AT_SP,Save data when system enters a Setpoint"
|
|
newline
|
|
bitfld.long 0x00 3. "SAVE_AT_SUSPEND,Save data when domain enters SUSPEND mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "SAVE_AT_STOP,Save data when domain enters STOP mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SAVE_AT_WAIT,Save data when domain enters WAIT mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "SAVE_AT_RUN,Save data at RUN mode software writting 0x1 to trigger SSARC to execute save process" "0,1"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "BPC_SSAR_RESTORE_CTRL,BPC SSAR restore control"
|
|
hexmask.long.word 0x00 16.--31. 1. "RESTORE_AT_SP,Restore data when system enters a Setpoint"
|
|
newline
|
|
bitfld.long 0x00 0. "RESTORE_AT_RUN,Restore data at RUN mode" "0,1"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "PGMC_CPC"
|
|
repeat 2. (list 0. 1.) (list ad:0x40C89000 ad:0x40C89400)
|
|
tree "PGMC_CPC$1"
|
|
base $2
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CPC_AUTHEN_CTRL,CPC Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
bitfld.long 0x00 12. "LOCK_LIST,White list lock" "0,1"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
bitfld.long 0x00 0. "USER,Allow user mode access" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CPC_CORE_MODE,CPC Core Mode"
|
|
bitfld.long 0x00 0.--1. "CTRL_MODE,Control mode" "0: Not affected by any low power mode,1: Controlled by CPU power mode of the domain,?..."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "CPC_CORE_POWER_CTRL,CPC core power control"
|
|
bitfld.long 0x00 11. "ISO_OFF_SOFT,Software isolation off trigger" "0,1"
|
|
bitfld.long 0x00 10. "PSW_ON_SOFT,Software power on trigger" "0,1"
|
|
bitfld.long 0x00 9. "PSW_OFF_SOFT,Software power off trigger" "0,1"
|
|
bitfld.long 0x00 8. "ISO_ON_SOFT,Software isolation on trigger" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "PWR_OFF_AT_SUSPEND,Power off when domain enters SUSPEND mode" "0,1"
|
|
bitfld.long 0x00 2. "PWR_OFF_AT_STOP,Power off when domain enters STOP mode" "0,1"
|
|
bitfld.long 0x00 1. "PWR_OFF_AT_WAIT,Power off when domain enters WAIT mode" "0,1"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CPC_FLAG,CPC flag"
|
|
eventfld.long 0x00 0. "CORE_PDN_FLAG,set to 1 after core power switch off cleared by writing 1" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "CPC_CACHE_MODE,CPC Cache Mode"
|
|
bitfld.long 0x00 0.--1. "CTRL_MODE,Control mode" "0: Not affected by any low power mode,1: Controlled by CPU power mode of the domain,2: Controlled by Setpoint,?..."
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "CPC_CACHE_CM_CTRL,CPC cache CPU mode control"
|
|
bitfld.long 0x00 16. "MLPL_SOFT,Memory Low Power Level (MLPL) software change request keep 1 until MLPL transition complete" "0,1"
|
|
bitfld.long 0x00 12.--15. "MLPL_AT_SUSPEND,Memory Low Power Level (MLPL) at SUSPEND mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "MLPL_AT_STOP,Memory Low Power Level (MLPL) at STOP mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "MLPL_AT_WAIT,Memory Low Power Level (MLPL) at WAIT mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "MLPL_AT_RUN,Memory Low Power Level (MLPL) at RUN mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "CPC_CACHE_SP_CTRL_0,CPC cache Setpoint control 0"
|
|
bitfld.long 0x00 28.--31. "MLPL_AT_SP7,Memory Low Power Level (MLPL) at Setpoint 7" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "MLPL_AT_SP6,Memory Low Power Level (MLPL) at Setpoint 6" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 20.--23. "MLPL_AT_SP5,Memory Low Power Level (MLPL) at Setpoint 5" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "MLPL_AT_SP4,Memory Low Power Level (MLPL) at Setpoint 4" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MLPL_AT_SP3,Memory Low Power Level (MLPL) at Setpoint 3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "MLPL_AT_SP2,Memory Low Power Level (MLPL) at Setpoint 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "MLPL_AT_SP1,Memory Low Power Level (MLPL) at Setpoint 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "MLPL_AT_SP0,Memory Low Power Level (MLPL) at Setpoint 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "CPC_CACHE_SP_CTRL_1,CPC cache Setpoint control 1"
|
|
bitfld.long 0x00 28.--31. "MLPL_AT_SP15,Memory Low Power Level (MLPL) at Setpoint 15" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "MLPL_AT_SP14,Memory Low Power Level (MLPL) at Setpoint 14" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 20.--23. "MLPL_AT_SP13,Memory Low Power Level (MLPL) at Setpoint 13" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "MLPL_AT_SP12,Memory Low Power Level (MLPL) at Setpoint 12" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MLPL_AT_SP11,Memory Low Power Level (MLPL) at Setpoint 11" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "MLPL_AT_SP10,Memory Low Power Level (MLPL) at Setpoint 10" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "MLPL_AT_SP9,Memory Low Power Level (MLPL) at Setpoint 9" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "MLPL_AT_SP8,Memory Low Power Level (MLPL) at Setpoint 8" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "CPC_LMEM_MODE,CPC local memory Mode"
|
|
bitfld.long 0x00 0.--1. "CTRL_MODE,Control mode" "0: Not affected by any low power mode,1: Controlled by CPU power mode of the domain,2: Controlled by Setpoint,?..."
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "CPC_LMEM_CM_CTRL,CPC local memory CPU mode control"
|
|
bitfld.long 0x00 16. "MLPL_SOFT,Memory Low Power Level (MLPL) software change request keep 1 until MLPL transition complete" "0,1"
|
|
bitfld.long 0x00 12.--15. "MLPL_AT_SUSPEND,Memory Low Power Level (MLPL) at SUSPEND mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "MLPL_AT_STOP,Memory Low Power Level (MLPL) at STOP mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "MLPL_AT_WAIT,Memory Low Power Level (MLPL) at WAIT mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "MLPL_AT_RUN,Memory Low Power Level (MLPL) at RUN mode" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "CPC_LMEM_SP_CTRL_0,CPC local memory Setpoint control 0"
|
|
bitfld.long 0x00 28.--31. "MLPL_AT_SP7,Memory Low Power Level (MLPL) at Setpoint 7" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "MLPL_AT_SP6,Memory Low Power Level (MLPL) at Setpoint 6" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 20.--23. "MLPL_AT_SP5,Memory Low Power Level (MLPL) at Setpoint 5" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "MLPL_AT_SP4,Memory Low Power Level (MLPL) at Setpoint 4" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MLPL_AT_SP3,Memory Low Power Level (MLPL) at Setpoint 3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "MLPL_AT_SP2,Memory Low Power Level (MLPL) at Setpoint 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "MLPL_AT_SP1,Memory Low Power Level (MLPL) at Setpoint 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "MLPL_AT_SP0,Memory Low Power Level (MLPL) at Setpoint 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "CPC_LMEM_SP_CTRL_1,CPC local memory Setpoint control 1"
|
|
bitfld.long 0x00 28.--31. "MLPL_AT_SP15,Memory Low Power Level (MLPL) at Setpoint 15" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "MLPL_AT_SP14,Memory Low Power Level (MLPL) at Setpoint 14" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 20.--23. "MLPL_AT_SP13,Memory Low Power Level (MLPL) at Setpoint 13" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "MLPL_AT_SP12,Memory Low Power Level (MLPL) at Setpoint 12" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MLPL_AT_SP11,Memory Low Power Level (MLPL) at Setpoint 11" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "MLPL_AT_SP10,Memory Low Power Level (MLPL) at Setpoint 10" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "MLPL_AT_SP9,Memory Low Power Level (MLPL) at Setpoint 9" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "MLPL_AT_SP8,Memory Low Power Level (MLPL) at Setpoint 8" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "PGMC_MIF"
|
|
repeat 2. (list 0. 1.) (list ad:0x40C89100 ad:0x40C89200)
|
|
tree "PGMC_CPC0_MIF$1"
|
|
base $2
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MIF_AUTHEN_CTRL,MIF Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MIF_MLPL_SLEEP,MIF MLPL control of SLEEP"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "MIF_MLPL_IG,MIF MLPL control of IG"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "MIF_MLPL_LS,MIF MLPL control of LS"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "MIF_MLPL_HS,MIF MLPL control of HS"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "MIF_MLPL_STDBY,MIF MLPL control of STDBY"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "MIF_MLPL_ARR_PDN,MIF MLPL control of array power down"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "MIF_MLPL_PER_PDN,MIF MLPL control of peripheral power down"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MIF_MLPL_INITN,MIF MLPL control of INITN"
|
|
bitfld.long 0x00 31. "BYPASS_VDD_OK,Bypass vdd_ok" "0,1"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "MIF_MLPL_ISO,MIF MLPL control of isolation enable"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
tree.end
|
|
repeat.end
|
|
repeat 2. (list 0. 1.) (list ad:0x40C89500 ad:0x40C89600)
|
|
tree "PGMC_CPC1_MIF$1"
|
|
base $2
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MIF_AUTHEN_CTRL,MIF Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MIF_MLPL_SLEEP,MIF MLPL control of SLEEP"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "MIF_MLPL_IG,MIF MLPL control of IG"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "MIF_MLPL_LS,MIF MLPL control of LS"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "MIF_MLPL_HS,MIF MLPL control of HS"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "MIF_MLPL_STDBY,MIF MLPL control of STDBY"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "MIF_MLPL_ARR_PDN,MIF MLPL control of array power down"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "MIF_MLPL_PER_PDN,MIF MLPL control of peripheral power down"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "MIF_MLPL_INITN,MIF MLPL control of INITN"
|
|
bitfld.long 0x00 31. "BYPASS_VDD_OK,Bypass vdd_ok" "0,1"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "MIF_MLPL_ISO,MIF MLPL control of isolation enable"
|
|
hexmask.long.word 0x00 0.--15. 1. "MLPL_CTRL,Signal behavior at each MLPL"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "PGMC_PPC"
|
|
base ad:0x40C8B000
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PPC_AUTHEN_CTRL,PPC Authentication Control"
|
|
bitfld.long 0x00 20. "LOCK_CFG,Configuration lock" "0,1"
|
|
bitfld.long 0x00 12. "LOCK_LIST,White list lock" "0,1"
|
|
bitfld.long 0x00 8.--11. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
bitfld.long 0x00 1. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
bitfld.long 0x00 0. "USER,Allow user mode access" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "PPC_MODE,PPC Mode"
|
|
bitfld.long 0x00 4.--5. "DOMAIN_ASSIGN,Domain assignment of the BPC" "0: Domain 0,1: Domain 1,2: Domain 2,3: Domain 3"
|
|
bitfld.long 0x00 0.--1. "CTRL_MODE,Control mode" "0: Not affected by any low power mode,1: Controlled by CPU power mode of the domain,2: Controlled by Setpoint and system standby,?..."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "PPC_STBY_CM_CTRL,PPC standby CPU mode control"
|
|
bitfld.long 0x00 9. "STBY_OFF_SOFT,Software PMIC standby off trigger" "0,1"
|
|
bitfld.long 0x00 8. "STBY_ON_SOFT,Software PMIC standby on trigger" "0,1"
|
|
bitfld.long 0x00 3. "STBY_ON_AT_SUSPEND,PMIC Standby on when domain enters SUSPEND mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "STBY_ON_AT_STOP,PMIC Standby on when domain enters STOP mode" "0,1"
|
|
bitfld.long 0x00 1. "STBY_ON_AT_WAIT,PMIC Standby on when domain enters WAIT mode" "0,1"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "PPC_STBY_SP_CTRL,PPC standby Setpoint control"
|
|
hexmask.long.word 0x00 16.--31. 1. "STBY_ON_AT_SP_SLEEP,PMIC standby on when system enters Setpoint number and system is in standby mode"
|
|
hexmask.long.word 0x00 0.--15. 1. "STBY_ON_AT_SP_ACTIVE,PMIC standby on when system enters Setpoint number"
|
|
tree.end
|
|
tree.end
|
|
tree "PHY_LDO"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Analog Control Register CTRL0"
|
|
bitfld.long 0x00 15. "LINREG_PHY_ISO_B,Isolation control for attached PHY load" "0,1"
|
|
bitfld.long 0x00 4.--8. "LINREG_OUTPUT_TRG,LinReg output voltage target setting" "0: Set output voltage to x.xV,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,16: Sets output voltage to 1.0V,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: Set output voltage to x.xV"
|
|
bitfld.long 0x00 2. "LINREG_ILIMIT_EN,LinReg current-limit enable" "0,1"
|
|
bitfld.long 0x00 1. "LINREG_PWRUPLOAD_DIS,LinReg power-up load disable" "0: Internal pull-down enabled,1: Internal pull-down disabled"
|
|
newline
|
|
bitfld.long 0x00 0. "LINREG_EN,LinrReg master enable" "0,1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Analog Control Register CTRL0"
|
|
bitfld.long 0x00 15. "LINREG_PHY_ISO_B,Isolation control for attached PHY load" "0,1"
|
|
bitfld.long 0x00 4.--8. "LINREG_OUTPUT_TRG,LinReg output voltage target setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 2. "LINREG_ILIMIT_EN,LinReg current-limit enable" "0,1"
|
|
bitfld.long 0x00 1. "LINREG_PWRUPLOAD_DIS,LinReg power-up load disable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "LINREG_EN,LinrReg master enable" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Analog Control Register CTRL0"
|
|
eventfld.long 0x00 15. "LINREG_PHY_ISO_B,Isolation control for attached PHY load" "0,1"
|
|
eventfld.long 0x00 4.--8. "LINREG_OUTPUT_TRG,LinReg output voltage target setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
eventfld.long 0x00 2. "LINREG_ILIMIT_EN,LinReg current-limit enable" "0,1"
|
|
eventfld.long 0x00 1. "LINREG_PWRUPLOAD_DIS,LinReg power-up load disable" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "LINREG_EN,LinrReg master enable" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Analog Control Register CTRL0"
|
|
bitfld.long 0x00 15. "LINREG_PHY_ISO_B,Isolation control for attached PHY load" "0,1"
|
|
bitfld.long 0x00 4.--8. "LINREG_OUTPUT_TRG,LinReg output voltage target setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 2. "LINREG_ILIMIT_EN,LinReg current-limit enable" "0,1"
|
|
bitfld.long 0x00 1. "LINREG_PWRUPLOAD_DIS,LinReg power-up load disable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "LINREG_EN,LinrReg master enable" "0,1"
|
|
rgroup.long 0x50++0x03
|
|
line.long 0x00 "STAT0,Analog Status Register STAT0"
|
|
bitfld.long 0x00 0.--3. "LINREG_STAT,LinReg Status Bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "STAT0_SET,Analog Status Register STAT0"
|
|
bitfld.long 0x00 0.--3. "LINREG_STAT,LinReg Status Bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x58++0x03
|
|
line.long 0x00 "STAT0_CLR,Analog Status Register STAT0"
|
|
eventfld.long 0x00 0.--3. "LINREG_STAT,LinReg Status Bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "STAT0_TOG,Analog Status Register STAT0"
|
|
bitfld.long 0x00 0.--3. "LINREG_STAT,LinReg Status Bits" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "PIT (Periodic Interrupt Timer)"
|
|
repeat 2. (list 1. 2.) (list ad:0x400D8000 ad:0x40CB0000)
|
|
tree "PIT$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MCR,PIT Module Control Register"
|
|
bitfld.long 0x00 1. "MDIS,Module Disable for PIT" "0: Clock for standard PIT timers is enabled,1: Clock for standard PIT timers is disabled"
|
|
bitfld.long 0x00 0. "FRZ,Freeze" "0: Timers continue to run in Debug mode,1: Timers are stopped in Debug mode"
|
|
rgroup.long 0xE0++0x03
|
|
line.long 0x00 "LTMR64H,PIT Upper Lifetime Timer Register"
|
|
hexmask.long 0x00 0.--31. 1. "LTH,Life Timer value"
|
|
rgroup.long 0xE4++0x03
|
|
line.long 0x00 "LTMR64L,PIT Lower Lifetime Timer Register"
|
|
hexmask.long 0x00 0.--31. 1. "LTL,Life Timer value"
|
|
repeat 4. (increment 0 1)(increment 0 0x10)
|
|
tree "TIMER[$1]"
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "LDVAL,Timer Load Value Register"
|
|
hexmask.long 0x00 0.--31. 1. "TSV,Timer Start Value"
|
|
rgroup.long ($2+0x104)++0x03
|
|
line.long 0x00 "CVAL,Current Timer Value Register"
|
|
hexmask.long 0x00 0.--31. 1. "TVL,Current Timer Value"
|
|
group.long ($2+0x108)++0x03
|
|
line.long 0x00 "TCTRL,Timer Control Register"
|
|
bitfld.long 0x00 2. "CHN,Chain Mode" "0: Timer is not chained,1: Timer is chained to a previous timer"
|
|
bitfld.long 0x00 1. "TIE,Timer Interrupt Enable" "0: Interrupt requests from Timer n are disabled,1: Interrupt is requested whenever TIF is set"
|
|
bitfld.long 0x00 0. "TEN,Timer Enable" "0: Timer n is disabled,1: Timer n is enabled"
|
|
group.long ($2+0x10C)++0x03
|
|
line.long 0x00 "TFLG,Timer Flag Register"
|
|
eventfld.long 0x00 0. "TIF,Timer Interrupt Flag" "0: Timeout has not yet occurred,1: Timeout has occurred"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "PUF (Physical Unclonable Function)"
|
|
base ad:0x40C82000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL,PUF Control Register"
|
|
bitfld.long 0x00 6. "GETKEY,Begin Get Key operation" "0: No Get Key operation in progress,1: Get Key operation in progress"
|
|
bitfld.long 0x00 4. "SETKEY,Begin Set User Key operation" "0: No Set Key operation in progress,1: Set Key operation in progress"
|
|
newline
|
|
bitfld.long 0x00 3. "GENERATEKEY,Begin Set Intrinsic Key operation" "0: No Set Intrinsic Key operation in progress,1: Set Intrinsic Key operation in progress"
|
|
bitfld.long 0x00 2. "START,Begin Start operation" "0: No Start operation in progress,1: Start operation in progress"
|
|
newline
|
|
bitfld.long 0x00 1. "ENROLL,Begin Enroll operation" "0: No Enroll operation in progress,1: Enroll operation in progress"
|
|
bitfld.long 0x00 0. "ZEROIZE,Begin Zeroize operation for PUF and go to Error state" "0: No Zeroize operation in progress,1: Zeroize operation in progress"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "KEYINDEX,PUF Key Index Register"
|
|
bitfld.long 0x00 0.--3. "KEYIDX,PUF Key Index" "0: USE INDEX0,1: USE INDEX1,2: USE INDEX2,3: USE INDEX3,4: USE INDEX4,5: USE INDEX5,6: USE INDEX6,7: USE INDEX7,8: USE INDEX8,9: USE INDEX9,10: USE INDEX10,11: USE INDEX11,12: USE INDEX12,13: USE INDEX13,14: USE INDEX14,15: USE INDEX15"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "KEYSIZE,PUF Key Size Register"
|
|
bitfld.long 0x00 0.--5. "KEYSIZE,PUF Key Size" "0: Key Size is 512 Bytes and KC Size is 532 Bytes,1: Key Size is 8 Bytes and KC Size is 52 Bytes,2: Key Size is 16 Bytes and KC Size is 52 Bytes,3: Key Size is 24 Bytes and KC Size is 52 Bytes,4: Key Size is 32 Bytes and KC Size is 52 Bytes,5: Key Size is 40 Bytes and KC Size is 84 Bytes,6: Key Size is 48 Bytes and KC Size is 84 Bytes,7: Key Size is 56 Bytes and KC Size is 84 Bytes,8: Key Size is 64 Bytes and KC Size is 84 Bytes,9: Key Size is 72 Bytes and KC Size is 116 Bytes,10: Key Size is 80 Bytes and KC Size is 116 Bytes,11: Key Size is 88 Bytes and KC Size is 116 Bytes,12: Key Size is 96 Bytes and KC Size is 116 Bytes,13: Key Size is 104 Bytes and KC Size is 148 Bytes,14: Key Size is 112 Bytes and KC Size is 148 Bytes,15: Key Size is 120 Bytes and KC Size is 148 Bytes,16: Key Size is 128 Bytes and KC Size is 148 Bytes,17: Key Size is 136 Bytes and KC Size is 180 Bytes,18: Key Size is 144 Bytes and KC Size is 180 Bytes,19: Key Size is 152 Bytes and KC Size is 180 Bytes,20: Key Size is 160 Bytes and KC Size is 180 Bytes,21: Key Size is 168 Bytes and KC Size is 212 Bytes,22: Key Size is 176 Bytes and KC Size is 212 Bytes,23: Key Size is 184 Bytes and KC Size is 212 Bytes,24: Key Size is 192 Bytes and KC Size is 212 Bytes,25: Key Size is 200 Bytes and KC Size is 244 Bytes,26: Key Size is 208 Bytes and KC Size is 244 Bytes,27: Key Size is 216 Bytes and KC Size is 244 Bytes,28: Key Size is 224 Bytes and KC Size is 244 Bytes,29: Key Size is 232 Bytes and KC Size is 276 Bytes,30: Key Size is 240 Bytes and KC Size is 276 Bytes,31: Key Size is 248 Bytes and KC Size is 276 Bytes,32: Key Size is 256 Bytes and KC Size is 276 Bytes,33: Key Size is 264 Bytes and KC Size is 308 Bytes,34: Key Size is 272 Bytes and KC Size is 308 Bytes,35: Key Size is 280 Bytes and KC Size is 308 Bytes,36: Key Size is 288 Bytes and KC Size is 308 Bytes,37: Key Size is 296 Bytes and KC Size is 340 Bytes,38: Key Size is 304 Bytes and KC Size is 340 Bytes,39: Key Size is 312 Bytes and KC Size is 340 Bytes,40: Key Size is 320 Bytes and KC Size is 340 Bytes,41: Key Size is 328 Bytes and KC Size is 372 Bytes,42: Key Size is 336 Bytes and KC Size is 372 Bytes,43: Key Size is 344 Bytes and KC Size is 372 Bytes,44: Key Size is 352 Bytes and KC Size is 372 Bytes,45: Key Size is 360 Bytes and KC Size is 404 Bytes,46: Key Size is 368 Bytes and KC Size is 404 Bytes,47: Key Size is 376 Bytes and KC Size is 404 Bytes,48: Key Size is 384 Bytes and KC Size is 404 Bytes,49: Key Size is 392 Bytes and KC Size is 436 Bytes,50: Key Size is 400 Bytes and KC Size is 436 Bytes,51: Key Size is 408 Bytes and KC Size is 436 Bytes,52: Key Size is 416 Bytes and KC Size is 436 Bytes,53: Key Size is 424 Bytes and KC Size is 468 Bytes,54: Key Size is 432 Bytes and KC Size is 468 Bytes,55: Key Size is 440 Bytes and KC Size is 468 Bytes,56: Key Size is 448 Bytes and KC Size is 468 Bytes,57: Key Size is 456 Bytes and KC Size is 500 Bytes,58: Key Size is 464 Bytes and KC Size is 500 Bytes,59: Key Size is 472 Bytes and KC Size is 500 Bytes,60: Key Size is 480 Bytes and KC Size is 500 Bytes,61: Key Size is 488 Bytes and KC Size is 532 Bytes,62: Key Size is 496 Bytes and KC Size is 532 Bytes,63: Key Size is 504 Bytes and KC Size is 532 Bytes"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "STAT,PUF Status Register"
|
|
bitfld.long 0x00 7. "CODEOUTAVAIL,CO_or" "0: Next part of Activation Code/Key Code is not..,1: Next part of Activation Code/Key Code is.."
|
|
bitfld.long 0x00 6. "CODEINREQ,CI_ir" "0: No request for next part of Activation..,1: request for next part of Activation Code/Key.."
|
|
newline
|
|
bitfld.long 0x00 5. "KEYOUTAVAIL,KO_or" "0: Next part of key is not available,1: Next part of key is available in KEYOUTPUT.."
|
|
bitfld.long 0x00 4. "KEYINREQ,KI_ir" "0: No request for next part of key,1: Request for next part of key in KEYINPUT.."
|
|
newline
|
|
bitfld.long 0x00 2. "ERROR,puf_error" "0: PUF is not in the Error state,1: PUF is in the Error state"
|
|
bitfld.long 0x00 1. "SUCCESS,puf_ok" "0: Last operation was unsuccessful,1: Last operation was successful"
|
|
newline
|
|
bitfld.long 0x00 0. "BUSY,puf_busy" "0: IDLE,1: BUSY"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "ALLOW,PUF Allow Register"
|
|
bitfld.long 0x00 3. "ALLOWGETKEY,Allow Get Key operation" "0: Specified operation is not currently allowed,1: Specified operation is allowed"
|
|
bitfld.long 0x00 2. "ALLOWSETKEY,Allow Set Key operations" "0: Specified operation is not currently allowed,1: Specified operation is allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "ALLOWSTART,Allow Start operation" "0: Specified operation is not currently allowed,1: Specified operation is allowed"
|
|
bitfld.long 0x00 0. "ALLOWENROLL,Allow Enroll operation" "0: Specified operation is not currently allowed,1: Specified operation is allowed"
|
|
wgroup.long 0x40++0x03
|
|
line.long 0x00 "KEYINPUT,PUF Key Input Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEYIN,Key input data"
|
|
wgroup.long 0x44++0x03
|
|
line.long 0x00 "CODEINPUT,PUF Code Input Register"
|
|
hexmask.long 0x00 0.--31. 1. "CODEIN,AC/KC input data"
|
|
rgroup.long 0x48++0x03
|
|
line.long 0x00 "CODEOUTPUT,PUF Code Output Register"
|
|
hexmask.long 0x00 0.--31. 1. "CODEOUT,AC/KC output data"
|
|
rgroup.long 0x60++0x03
|
|
line.long 0x00 "KEYOUTINDEX,PUF Key Output Index Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEYOUTIDX,Output Key index"
|
|
rgroup.long 0x64++0x03
|
|
line.long 0x00 "KEYOUTPUT,PUF Key Output Register"
|
|
hexmask.long 0x00 0.--31. 1. "KEYOUT,Key output data from a Get Key operation"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "IFSTAT,PUF Interface Status Register"
|
|
eventfld.long 0x00 0. "ERROR,APB error has occurred" "0: NOERROR,1: ERROR"
|
|
rgroup.long 0xFC++0x03
|
|
line.long 0x00 "VERSION,PUF Version Register"
|
|
hexmask.long 0x00 0.--31. 1. "VERSION,Version of PUF"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "INTEN,PUF Interrupt Enable"
|
|
bitfld.long 0x00 7. "CODEOUTAVAILEN,PUF Code Output Register Interrupt Enable" "0: AC/KC available interrupt disabled,1: AC/KC available interrupt enabled"
|
|
bitfld.long 0x00 6. "CODEINREQEN,PUF Code Input Register Interrupt Enable" "0: AC/KC interrupt request disabled,1: AC/KC interrupt request enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "KEYOUTAVAILEN,PUF Key Output Register Interrupt Enable" "0: Key available interrupt disabled,1: Key available interrupt enabled"
|
|
bitfld.long 0x00 4. "KEYINREQEN,PUF Key Input Register Interrupt Enable" "0: Key interrupt request disabled,1: Key interrupt request enabled"
|
|
newline
|
|
bitfld.long 0x00 2. "ERROREN,PUF Error Interrupt Enable" "0: PUF error interrupt disabled,1: PUF error interrupt enabled"
|
|
bitfld.long 0x00 1. "SUCCESSEN,PUF_OK Interrupt Enable" "0: PUF successful interrupt disabled,1: PUF successful interrupt enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "READYEN,PUF Ready Interrupt Enable" "0: PUF ready interrupt disabled,1: PUF ready interrupt enabled"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "INTSTAT,PUF Interrupt Status"
|
|
rbitfld.long 0x00 7. "CODEOUTAVAIL,PUF Code Output Register Interrupt Status" "0: Next part of AC/KC is not available,1: Next part of AC/KC is available"
|
|
rbitfld.long 0x00 6. "CODEINREQ,PUF Code Input Register Interrupt Status" "0: No request for next part of AC/KC,1: Request for next part of AC/KC"
|
|
newline
|
|
rbitfld.long 0x00 5. "KEYOUTAVAIL,PUF Key Output Register Interrupt Status" "0: Next part of key is not available,1: Next part of key is available"
|
|
rbitfld.long 0x00 4. "KEYINREQ,PUF Key Input Register Interrupt Status" "0: No request for next part of key,1: Request for next part of key"
|
|
newline
|
|
rbitfld.long 0x00 2. "ERROR,PUF_ERROR Interrupt Status" "0: PUF is not in the Error state and operations..,1: PUF is in the Error state and no operations.."
|
|
rbitfld.long 0x00 1. "SUCCESS,PUF_OK Interrupt Status" "0: Indicates that last operation was not..,1: Indicates that last operation was successful"
|
|
newline
|
|
eventfld.long 0x00 0. "READY,PUF_FINISH Interrupt Status" "0: Indicates that last operation not finished,1: Indicates that last operation is finished"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "PWRCTRL,PUF Power Control Of RAM"
|
|
bitfld.long 0x00 4.--7. "RAM_PSW,PUF RAM power switches" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 3. "RAM_INITN,RAM initialization" "0: Reset the PUF RAM (PUF operation disabled),1: Do not reset the PUF RAM (normal PUF.."
|
|
newline
|
|
bitfld.long 0x00 2. "CK_DIS,Clock disable" "0: PUF RAM is clocked (normal PUF operation..,1: PUF RAM clock is gated/disabled (PUF.."
|
|
bitfld.long 0x00 0. "RAM_ON,PUF RAM on" "0: PUF RAM is in sleep mode (PUF operation..,1: PUF RAM is awake (normal PUF operation enabled)"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "CFG,PUF Configuration Register"
|
|
bitfld.long 0x00 1. "PUF_BLOCK_ENROLL,PUF Block Enroll Disable" "0: Enable the Enrollment state,1: Disable the Enrollment state"
|
|
bitfld.long 0x00 0. "PUF_BLOCK_SET_KEY,PUF Block Set Key Disable" "0: Enable the Set Key state,1: Disable the Set Key state"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "KEYLOCK,PUF Key Manager Lock"
|
|
bitfld.long 0x00 2.--3. "LOCK1,Lock Block 1" "0: OTFAD Key block locked,1: OTFAD Key block locked,2: OTFAD Key block unlocked,3: OTFAD Key block locked"
|
|
bitfld.long 0x00 0.--1. "LOCK0,Lock Block 0" "0: SNVS Key block locked,1: SNVS Key block locked,2: SNVS Key block unlocked,3: SNVS Key block locked"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "KEYENABLE,PUF Key Manager Enable"
|
|
bitfld.long 0x00 2.--3. "ENABLE1,Enable Block 1" "0: Key block 1 disabled,1: Key block 1 disabled,2: Key block 1 enabled,3: Key block 1 disabled"
|
|
bitfld.long 0x00 0.--1. "ENABLE0,Enable Block 0" "0: Key block 0 disabled,1: Key block 0 disabled,2: Key block 0 enabled,3: Key block 0 disabled"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "KEYRESET,PUF Key Manager Reset"
|
|
bitfld.long 0x00 2.--3. "RESET1,Reset Block 1" "0: Do not reset key block 1,1: Do not reset key block 1,2: Reset key block 1,3: Do not reset key block 1"
|
|
bitfld.long 0x00 0.--1. "RESET0,Reset Block 0" "0: Do not reset key block 0,1: Do not reset key block 0,2: Reset key block 0,3: Do not reset key block 0"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "IDXBLK,PUF Index Block Key Output"
|
|
bitfld.long 0x00 30.--31. "IDXBLK15,idxblk15" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "IDXBLK14,idxblk14" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "IDXBLK13,idxblk13" "0,1,2,3"
|
|
bitfld.long 0x00 24.--25. "IDXBLK12,idxblk12" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "IDXBLK11,idxblk11" "0,1,2,3"
|
|
bitfld.long 0x00 20.--21. "IDXBLK10,idxblk10" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "IDXBLK9,idxblk9" "0,1,2,3"
|
|
bitfld.long 0x00 16.--17. "IDXBLK8,idxblk8" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "IDXBLK7,idxblk7" "0,1,2,3"
|
|
bitfld.long 0x00 12.--13. "IDXBLK6,idxblk6" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "IDXBLK5,idxblk5" "0,1,2,3"
|
|
bitfld.long 0x00 8.--9. "IDXBLK4,idxblk4" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "IDXBLK3,idxblk3" "0,1,2,3"
|
|
bitfld.long 0x00 4.--5. "IDXBLK2,idxblk2" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "IDXBLK1,idxblk1" "0,1,2,3"
|
|
bitfld.long 0x00 0.--1. "IDXBLK0,idxblk0" "0,1,2,3"
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "IDXBLK_DP,PUF Index Block Key Output"
|
|
bitfld.long 0x00 30.--31. "IDXBLK_DP15,idxblk_dp15" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "IDXBLK_DP14,idxblk_dp14" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "IDXBLK_DP13,idxblk_dp13" "0,1,2,3"
|
|
bitfld.long 0x00 24.--25. "IDXBLK_DP12,idxblk_dp12" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "IDXBLK_DP11,idxblk_dp11" "0,1,2,3"
|
|
bitfld.long 0x00 20.--21. "IDXBLK_DP10,idxblk_dp10" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "IDXBLK_DP9,idxblk_dp9" "0,1,2,3"
|
|
bitfld.long 0x00 16.--17. "IDXBLK_DP8,idxblk_dp8" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "IDXBLK_DP7,idxblk_dp7" "0,1,2,3"
|
|
bitfld.long 0x00 12.--13. "IDXBLK_DP6,idxblk_dp6" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "IDXBLK_DP5,idxblk_dp5" "0,1,2,3"
|
|
bitfld.long 0x00 8.--9. "IDXBLK_DP4,idxblk_dp4" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "IDXBLK_DP3,idxblk_dp3" "0,1,2,3"
|
|
bitfld.long 0x00 4.--5. "IDXBLK_DP2,idxblk_dp2" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "IDXBLK_DP1,idxblk_dp1" "0,1,2,3"
|
|
bitfld.long 0x00 0.--1. "IDXBLK_DP0,idxblk_dp0" "0,1,2,3"
|
|
group.long 0x214++0x03
|
|
line.long 0x00 "KEYMASK0,PUF Key Block 0 Mask Enable"
|
|
hexmask.long 0x00 0.--31. 1. "KEYMASK,KEYMASK0"
|
|
group.long 0x218++0x03
|
|
line.long 0x00 "KEYMASK1,PUF Key Block 1 Mask Enable"
|
|
hexmask.long 0x00 0.--31. 1. "KEYMASK,KEYMASK1"
|
|
rgroup.long 0x254++0x03
|
|
line.long 0x00 "IDXBLK_STATUS,PUF Index Block Setting Status Register"
|
|
bitfld.long 0x00 30.--31. "IDXBLK_STATUS15,idxblk_status15" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. "IDXBLK_STATUS14,idxblk_status14" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "IDXBLK_STATUS13,idxblk_status13" "0,1,2,3"
|
|
bitfld.long 0x00 24.--25. "IDXBLK_STATUS12,idxblk_status12" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "IDXBLK_STATUS11,idxblk_status11" "0,1,2,3"
|
|
bitfld.long 0x00 20.--21. "IDXBLK_STATUS10,idxblk_status10" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "IDXBLK_STATUS9,idxblk_status9" "0,1,2,3"
|
|
bitfld.long 0x00 16.--17. "IDXBLK_STATUS8,idxblk_status8" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "IDXBLK_STATUS7,idxblk_status7" "0,1,2,3"
|
|
bitfld.long 0x00 12.--13. "IDXBLK_STATUS6,idxblk_status6" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "IDXBLK_STATUS5,idxblk_status5" "0,1,2,3"
|
|
bitfld.long 0x00 8.--9. "IDXBLK_STATUS4,idxblk_status4" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "IDXBLK_STATUS3,idxblk_status3" "0,1,2,3"
|
|
bitfld.long 0x00 4.--5. "IDXBLK_STATUS2,idxblk_status2" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "IDXBLK_STATUS1,idxblk_status1" "0,1,2,3"
|
|
bitfld.long 0x00 0.--1. "IDXBLK_STATUS0,idxblk_status0" "0,1,2,3"
|
|
rgroup.long 0x258++0x03
|
|
line.long 0x00 "IDXBLK_SHIFT,PUF Key Manager Shift Status"
|
|
bitfld.long 0x00 4.--7. "IND_KEY1,Index of key space in block 1" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "IND_KEY0,Index of key space in block 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "PWM (Pulse-Width Modulator)"
|
|
repeat 4. (list 1. 2. 3. 4.) (list ad:0x4018C000 ad:0x40190000 ad:0x40194000 ad:0x40198000)
|
|
tree "PWM$1"
|
|
base $2
|
|
group.word 0x180++0x01
|
|
line.word 0x00 "OUTEN,Output Enable Register"
|
|
bitfld.word 0x00 8.--11. "PWMA_EN,PWM_A Output Enables" "0: PWM_A output disabled,1: PWM_A output enabled,?..."
|
|
bitfld.word 0x00 4.--7. "PWMB_EN,PWM_B Output Enables" "0: PWM_B output disabled,1: PWM_B output enabled,?..."
|
|
newline
|
|
bitfld.word 0x00 0.--3. "PWMX_EN,PWM_X Output Enables" "0: PWM_X output disabled,1: PWM_X output enabled,?..."
|
|
group.word 0x182++0x01
|
|
line.word 0x00 "MASK,Mask Register"
|
|
bitfld.word 0x00 8.--11. "MASKA,PWM_A Masks" "0: PWM_A output normal,1: PWM_A output masked,?..."
|
|
bitfld.word 0x00 4.--7. "MASKB,PWM_B Masks" "0: PWM_B output normal,1: PWM_B output masked,?..."
|
|
newline
|
|
bitfld.word 0x00 0.--3. "MASKX,PWM_X Masks" "0: PWM_X output normal,1: PWM_X output masked,?..."
|
|
group.word 0x184++0x01
|
|
line.word 0x00 "SWCOUT,Software Controlled Output Register"
|
|
bitfld.word 0x00 7. "SM3OUT23,Submodule 3 Software Controlled Output 23" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
bitfld.word 0x00 6. "SM3OUT45,Submodule 3 Software Controlled Output 45" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
newline
|
|
bitfld.word 0x00 5. "SM2OUT23,Submodule 2 Software Controlled Output 23" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
bitfld.word 0x00 4. "SM2OUT45,Submodule 2 Software Controlled Output 45" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
newline
|
|
bitfld.word 0x00 3. "SM1OUT23,Submodule 1 Software Controlled Output 23" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
bitfld.word 0x00 2. "SM1OUT45,Submodule 1 Software Controlled Output 45" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
newline
|
|
bitfld.word 0x00 1. "SM0OUT23,Submodule 0 Software Controlled Output 23" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
bitfld.word 0x00 0. "SM0OUT45,Submodule 0 Software Controlled Output 45" "0: A logic 0 is supplied to the deadtime..,1: A logic 1 is supplied to the deadtime.."
|
|
group.word 0x186++0x01
|
|
line.word 0x00 "DTSRCSEL,PWM Source Select Register"
|
|
bitfld.word 0x00 14.--15. "SM3SEL23,Submodule 3 PWM23 Control Select" "0: Generated SM3PWM23 signal is used by the..,1: Inverted generated SM3PWM23 signal is used by..,2: SWCOUT[SM3OUT23] is used by the deadtime logic,3: PWM3_EXTA signal is used by the deadtime logic"
|
|
bitfld.word 0x00 12.--13. "SM3SEL45,Submodule 3 PWM45 Control Select" "0: Generated SM3PWM45 signal is used by the..,1: Inverted generated SM3PWM45 signal is used by..,2: SWCOUT[SM3OUT45] is used by the deadtime logic,3: PWM3_EXTB signal is used by the deadtime logic"
|
|
newline
|
|
bitfld.word 0x00 10.--11. "SM2SEL23,Submodule 2 PWM23 Control Select" "0: Generated SM2PWM23 signal is used by the..,1: Inverted generated SM2PWM23 signal is used by..,2: SWCOUT[SM2OUT23] is used by the deadtime logic,3: PWM2_EXTA signal is used by the deadtime logic"
|
|
bitfld.word 0x00 8.--9. "SM2SEL45,Submodule 2 PWM45 Control Select" "0: Generated SM2PWM45 signal is used by the..,1: Inverted generated SM2PWM45 signal is used by..,2: SWCOUT[SM2OUT45] is used by the deadtime logic,3: PWM2_EXTB signal is used by the deadtime logic"
|
|
newline
|
|
bitfld.word 0x00 6.--7. "SM1SEL23,Submodule 1 PWM23 Control Select" "0: Generated SM1PWM23 signal is used by the..,1: Inverted generated SM1PWM23 signal is used by..,2: SWCOUT[SM1OUT23] is used by the deadtime logic,3: PWM1_EXTA signal is used by the deadtime logic"
|
|
bitfld.word 0x00 4.--5. "SM1SEL45,Submodule 1 PWM45 Control Select" "0: Generated SM1PWM45 signal is used by the..,1: Inverted generated SM1PWM45 signal is used by..,2: SWCOUT[SM1OUT45] is used by the deadtime logic,3: PWM1_EXTB signal is used by the deadtime logic"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "SM0SEL23,Submodule 0 PWM23 Control Select" "0: Generated SM0PWM23 signal is used by the..,1: Inverted generated SM0PWM23 signal is used by..,2: SWCOUT[SM0OUT23] is used by the deadtime logic,3: PWM0_EXTA signal is used by the deadtime logic"
|
|
bitfld.word 0x00 0.--1. "SM0SEL45,Submodule 0 PWM45 Control Select" "0: Generated SM0PWM45 signal is used by the..,1: Inverted generated SM0PWM45 signal is used by..,2: SWCOUT[SM0OUT45] is used by the deadtime logic,3: PWM0_EXTB signal is used by the deadtime logic"
|
|
group.word 0x188++0x01
|
|
line.word 0x00 "MCTRL,Master Control Register"
|
|
bitfld.word 0x00 12.--15. "IPOL,Current Polarity" "0: PWM23 is used to generate complementary PWM..,1: PWM45 is used to generate complementary PWM..,?..."
|
|
bitfld.word 0x00 8.--11. "RUN,Run" "0: PWM counter is stopped but PWM outputs will..,1: PWM counter is started in the corresponding..,?..."
|
|
newline
|
|
bitfld.word 0x00 4.--7. "CLDOK,Clear Load Okay" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0.--3. "LDOK,Load Okay" "0: Do not load new values,1: Load prescaler modulus and PWM values of the..,?..."
|
|
group.word 0x18A++0x01
|
|
line.word 0x00 "MCTRL2,Master Control 2 Register"
|
|
bitfld.word 0x00 0.--1. "MONPLL,Monitor PLL State" "0: Not locked,1: Not locked,2: Locked,3: Locked"
|
|
group.word 0x18C++0x01
|
|
line.word 0x00 "FCTRL0,Fault Control Register"
|
|
bitfld.word 0x00 12.--15. "FLVL,Fault Level" "0: A logic 0 on the fault input indicates a..,1: A logic 1 on the fault input indicates a..,?..."
|
|
bitfld.word 0x00 8.--11. "FAUTO,Automatic Fault Clearing" "0: Manual fault clearing,1: Automatic fault clearing,?..."
|
|
newline
|
|
bitfld.word 0x00 4.--7. "FSAFE,Fault Safety Mode" "0: Normal mode,1: Safe mode,?..."
|
|
bitfld.word 0x00 0.--3. "FIE,Fault Interrupt Enables" "0: FAULTx CPU interrupt requests disabled,1: FAULTx CPU interrupt requests enabled,?..."
|
|
group.word 0x18E++0x01
|
|
line.word 0x00 "FSTS0,Fault Status Register"
|
|
bitfld.word 0x00 12.--15. "FHALF,Half Cycle Fault Recovery" "0: PWM outputs are not re-enabled at the start..,1: PWM outputs are re-enabled at the start of a..,?..."
|
|
rbitfld.word 0x00 8.--11. "FFPIN,Filtered Fault Pins" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.word 0x00 4.--7. "FFULL,Full Cycle" "0: PWM outputs are not re-enabled at the start..,1: PWM outputs are re-enabled at the start of a..,?..."
|
|
bitfld.word 0x00 0.--3. "FFLAG,Fault Flags" "0: No fault on the FAULTx pin,1: Fault on the FAULTx pin,?..."
|
|
group.word 0x190++0x01
|
|
line.word 0x00 "FFILT0,Fault Filter Register"
|
|
bitfld.word 0x00 15. "GSTR,Fault Glitch Stretch Enable" "0: Fault input glitch stretching is disabled,1: Input fault signals will be stretched to at.."
|
|
bitfld.word 0x00 8.--10. "FILT_CNT,Fault Filter Count" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.word.byte 0x00 0.--7. 1. "FILT_PER,Fault Filter Period"
|
|
group.word 0x192++0x01
|
|
line.word 0x00 "FTST0,Fault Test Register"
|
|
bitfld.word 0x00 0. "FTEST,Fault Test" "0: NO_FAULT,1: Cause a simulated fault"
|
|
group.word 0x194++0x01
|
|
line.word 0x00 "FCTRL20,Fault Control 2 Register"
|
|
bitfld.word 0x00 0.--3. "NOCOMB,No Combinational Path From Fault Input To PWM Output" "0: There is a combinational link from the fault..,1: The direct combinational path from the fault..,?..."
|
|
repeat 4. (increment 0 1)(increment 0 0x60)
|
|
tree "SM[$1]"
|
|
rgroup.word ($2+0x00)++0x01
|
|
line.word 0x00 "SMCNT,Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "CNT,Counter Register Bits"
|
|
group.word ($2+0x02)++0x01
|
|
line.word 0x00 "SMINIT,Initial Count Register"
|
|
hexmask.word 0x00 0.--15. 1. "INIT,Initial Count Register Bits"
|
|
group.word ($2+0x04)++0x01
|
|
line.word 0x00 "SMCTRL2,Control 2 Register"
|
|
bitfld.word 0x00 15. "DBGEN,Debug Enable" "0,1"
|
|
bitfld.word 0x00 14. "WAITEN,WAIT Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "INDEP,Independent or Complementary Pair Operation" "0: PWM_A and PWM_B form a complementary PWM pair,1: PWM_A and PWM_B outputs are independent PWMs"
|
|
bitfld.word 0x00 12. "PWM23_INIT,PWM23 Initial Value" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "PWM45_INIT,PWM45 Initial Value" "0,1"
|
|
bitfld.word 0x00 10. "PWMX_INIT,PWM_X Initial Value" "0,1"
|
|
newline
|
|
bitfld.word 0x00 8.--9. "INIT_SEL,Initialization Control Select" "0: Local sync (PWM_X) causes initialization,1: Master reload from submodule 0 causes..,2: Master sync from submodule 0 causes..,3: EXT_SYNC causes initialization"
|
|
bitfld.word 0x00 7. "FRCEN,FRCEN" "0: Initialization from a FORCE_OUT is disabled,1: Initialization from a FORCE_OUT is enabled"
|
|
newline
|
|
bitfld.word 0x00 6. "FORCE,Force Initialization" "0,1"
|
|
bitfld.word 0x00 3.--5. "FORCE_SEL,This read/write bit determines the source of the FORCE OUTPUT signal for this submodule" "0: The local force signal CTRL2[FORCE] from this..,1: The master force signal from submodule 0 is..,2: The local reload signal from this submodule..,3: The master reload signal from submodule0 is..,4: The local sync signal from this submodule is..,5: The master sync signal from submodule0 is..,6: The external force signal EXT_FORCE from..,7: The external sync signal EXT_SYNC from.."
|
|
newline
|
|
bitfld.word 0x00 2. "RELOAD_SEL,Reload Source Select" "0: The local RELOAD signal is used to reload..,1: The master RELOAD signal (from submodule 0).."
|
|
bitfld.word 0x00 0.--1. "CLK_SEL,Clock Source Select" "0: The IPBus clock is used as the clock for the..,1: EXT_CLK is used as the clock for the local..,2: Submodule 0's clock (AUX_CLK) is used as the..,?..."
|
|
group.word ($2+0x06)++0x01
|
|
line.word 0x00 "SMCTRL,Control Register"
|
|
bitfld.word 0x00 12.--15. "LDFQ,Load Frequency" "0: Every PWM opportunity,1: Every 2 PWM opportunities,2: Every 3 PWM opportunities,3: Every 4 PWM opportunities,4: Every 5 PWM opportunities,5: Every 6 PWM opportunities,6: Every 7 PWM opportunities,7: Every 8 PWM opportunities,8: Every 9 PWM opportunities,9: Every 10 PWM opportunities,10: Every 11 PWM opportunities,11: Every 12 PWM opportunities,12: Every 13 PWM opportunities,13: Every 14 PWM opportunities,14: Every 15 PWM opportunities,15: Every 16 PWM opportunities"
|
|
bitfld.word 0x00 11. "HALF,Half Cycle Reload" "0: Half-cycle reloads disabled,1: Half-cycle reloads enabled"
|
|
newline
|
|
bitfld.word 0x00 10. "FULL,Full Cycle Reload" "0: Full-cycle reloads disabled,1: Full-cycle reloads enabled"
|
|
rbitfld.word 0x00 8.--9. "DT,Deadtime" "0,1,2,3"
|
|
newline
|
|
bitfld.word 0x00 7. "COMPMODE,Compare Mode" "0: The VAL* registers and the PWM counter are..,1: The VAL* registers and the PWM counter are.."
|
|
bitfld.word 0x00 4.--6. "PRSC,Prescaler" "0: Prescaler 1,1: Prescaler 2,2: Prescaler 4,3: Prescaler 8,4: Prescaler 16,5: Prescaler 32,6: Prescaler 64,7: HUNDREDTWENTYEIGHT"
|
|
newline
|
|
bitfld.word 0x00 3. "SPLIT,Split the DBLPWM signal to PWMA and PWMB" "0: DBLPWM is not split,1: DBLPWM is split to PWMA and PWMB"
|
|
bitfld.word 0x00 2. "LDMOD,Load Mode Select" "0: Buffered registers of this submodule are..,1: Buffered registers of this submodule are.."
|
|
newline
|
|
bitfld.word 0x00 1. "DBLX,PWMX Double Switching Enable" "0: PWMX double pulse disabled,1: PWMX double pulse enabled"
|
|
bitfld.word 0x00 0. "DBLEN,Double Switching Enable" "0: Double switching disabled,1: Double switching enabled"
|
|
group.word ($2+0x0A)++0x01
|
|
line.word 0x00 "SMVAL0,Value Register 0"
|
|
hexmask.word 0x00 0.--15. 1. "VAL0,Value Register 0"
|
|
group.word ($2+0x0C)++0x01
|
|
line.word 0x00 "SMFRACVAL1,Fractional Value Register 1"
|
|
bitfld.word 0x00 11.--15. "FRACVAL1,Fractional Value 1 Register" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word ($2+0x0E)++0x01
|
|
line.word 0x00 "SMVAL1,Value Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "VAL1,Value Register 1"
|
|
group.word ($2+0x10)++0x01
|
|
line.word 0x00 "SMFRACVAL2,Fractional Value Register 2"
|
|
bitfld.word 0x00 11.--15. "FRACVAL2,Fractional Value 2" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word ($2+0x12)++0x01
|
|
line.word 0x00 "SMVAL2,Value Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "VAL2,Value Register 2"
|
|
group.word ($2+0x14)++0x01
|
|
line.word 0x00 "SMFRACVAL3,Fractional Value Register 3"
|
|
bitfld.word 0x00 11.--15. "FRACVAL3,Fractional Value 3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word ($2+0x16)++0x01
|
|
line.word 0x00 "SMVAL3,Value Register 3"
|
|
hexmask.word 0x00 0.--15. 1. "VAL3,Value Register 3"
|
|
group.word ($2+0x18)++0x01
|
|
line.word 0x00 "SMFRACVAL4,Fractional Value Register 4"
|
|
bitfld.word 0x00 11.--15. "FRACVAL4,Fractional Value 4" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word ($2+0x1A)++0x01
|
|
line.word 0x00 "SMVAL4,Value Register 4"
|
|
hexmask.word 0x00 0.--15. 1. "VAL4,Value Register 4"
|
|
group.word ($2+0x1C)++0x01
|
|
line.word 0x00 "SMFRACVAL5,Fractional Value Register 5"
|
|
bitfld.word 0x00 11.--15. "FRACVAL5,Fractional Value 5" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word ($2+0x1E)++0x01
|
|
line.word 0x00 "SMVAL5,Value Register 5"
|
|
hexmask.word 0x00 0.--15. 1. "VAL5,Value Register 5"
|
|
group.word ($2+0x20)++0x01
|
|
line.word 0x00 "SMFRCTRL,Fractional Control Register"
|
|
rbitfld.word 0x00 15. "TEST,Test Status Bit" "0,1"
|
|
bitfld.word 0x00 4. "FRAC45_EN,Fractional Cycle Placement Enable for PWM_B" "0: Disable fractional cycle placement for PWM_B,1: Enable fractional cycle placement for PWM_B"
|
|
newline
|
|
bitfld.word 0x00 2. "FRAC23_EN,Fractional Cycle Placement Enable for PWM_A" "0: Disable fractional cycle placement for PWM_A,1: Enable fractional cycle placement for PWM_A"
|
|
bitfld.word 0x00 1. "FRAC1_EN,Fractional Cycle PWM Period Enable" "0: Disable fractional cycle length for the PWM..,1: Enable fractional cycle length for the PWM.."
|
|
group.word ($2+0x22)++0x01
|
|
line.word 0x00 "SMOCTRL,Output Control Register"
|
|
rbitfld.word 0x00 15. "PWMA_IN,PWM_A Input" "0,1"
|
|
rbitfld.word 0x00 14. "PWMB_IN,PWM_B Input" "0,1"
|
|
newline
|
|
rbitfld.word 0x00 13. "PWMX_IN,PWM_X Input" "0,1"
|
|
bitfld.word 0x00 10. "POLA,PWM_A Output Polarity" "0: PWM_A output not inverted,1: PWM_A output inverted"
|
|
newline
|
|
bitfld.word 0x00 9. "POLB,PWM_B Output Polarity" "0: PWM_B output not inverted,1: PWM_B output inverted"
|
|
bitfld.word 0x00 8. "POLX,PWM_X Output Polarity" "0: PWM_X output not inverted,1: PWM_X output inverted"
|
|
newline
|
|
bitfld.word 0x00 4.--5. "PWMAFS,PWM_A Fault State" "0: Output is forced to logic 0 state prior to..,1: Output is forced to logic 1 state prior to..,2: Output is tristated,3: Output is tristated"
|
|
bitfld.word 0x00 2.--3. "PWMBFS,PWM_B Fault State" "0: Output is forced to logic 0 state prior to..,1: Output is forced to logic 1 state prior to..,2: Output is tristated,3: Output is tristated"
|
|
newline
|
|
bitfld.word 0x00 0.--1. "PWMXFS,PWM_X Fault State" "0: Output is forced to logic 0 state prior to..,1: Output is forced to logic 1 state prior to..,2: Output is tristated,3: Output is tristated"
|
|
group.word ($2+0x24)++0x01
|
|
line.word 0x00 "SMSTS,Status Register"
|
|
rbitfld.word 0x00 14. "RUF,Registers Updated Flag" "0: No register update has occurred since last..,1: At least one of the double buffered registers.."
|
|
eventfld.word 0x00 13. "REF,Reload Error Flag" "0: No reload error occurred,1: Reload signal occurred with non-coherent data.."
|
|
newline
|
|
eventfld.word 0x00 12. "RF,Reload Flag" "0: No new reload cycle since last STS[RF] clearing,1: New reload cycle since last STS[RF] clearing"
|
|
eventfld.word 0x00 11. "CFA1,Capture Flag A1" "0,1"
|
|
newline
|
|
eventfld.word 0x00 10. "CFA0,Capture Flag A0" "0,1"
|
|
eventfld.word 0x00 9. "CFB1,Capture Flag B1" "0,1"
|
|
newline
|
|
eventfld.word 0x00 8. "CFB0,Capture Flag B0" "0,1"
|
|
eventfld.word 0x00 7. "CFX1,Capture Flag X1" "0,1"
|
|
newline
|
|
eventfld.word 0x00 6. "CFX0,Capture Flag X0" "0,1"
|
|
eventfld.word 0x00 0.--5. "CMPF,Compare Flags" "0: No compare event has occurred for a..,1: A compare event has occurred for a particular..,?..."
|
|
group.word ($2+0x26)++0x01
|
|
line.word 0x00 "SMINTEN,Interrupt Enable Register"
|
|
bitfld.word 0x00 13. "REIE,Reload Error Interrupt Enable" "0: STS[REF] CPU interrupt requests disabled,1: STS[REF] CPU interrupt requests enabled"
|
|
bitfld.word 0x00 12. "RIE,Reload Interrupt Enable" "0: STS[RF] CPU interrupt requests disabled,1: STS[RF] CPU interrupt requests enabled"
|
|
newline
|
|
bitfld.word 0x00 11. "CA1IE,Capture A 1 Interrupt Enable" "0: Interrupt request disabled for STS[CFA1],1: Interrupt request enabled for STS[CFA1]"
|
|
bitfld.word 0x00 10. "CA0IE,Capture A 0 Interrupt Enable" "0: Interrupt request disabled for STS[CFA0],1: Interrupt request enabled for STS[CFA0]"
|
|
newline
|
|
bitfld.word 0x00 9. "CB1IE,Capture B 1 Interrupt Enable" "0: Interrupt request disabled for STS[CFB1],1: Interrupt request enabled for STS[CFB1]"
|
|
bitfld.word 0x00 8. "CB0IE,Capture B 0 Interrupt Enable" "0: Interrupt request disabled for STS[CFB0],1: Interrupt request enabled for STS[CFB0]"
|
|
newline
|
|
bitfld.word 0x00 7. "CX1IE,Capture X 1 Interrupt Enable" "0: Interrupt request disabled for STS[CFX1],1: Interrupt request enabled for STS[CFX1]"
|
|
bitfld.word 0x00 6. "CX0IE,Capture X 0 Interrupt Enable" "0: Interrupt request disabled for STS[CFX0],1: Interrupt request enabled for STS[CFX0]"
|
|
newline
|
|
bitfld.word 0x00 0.--5. "CMPIE,Compare Interrupt Enables" "0: The corresponding STS[CMPF] bit will not..,1: The corresponding STS[CMPF] bit will cause an..,?..."
|
|
group.word ($2+0x28)++0x01
|
|
line.word 0x00 "SMDMAEN,DMA Enable Register"
|
|
bitfld.word 0x00 9. "VALDE,Value Registers DMA Enable" "0: DMA write requests disabled,1: ENABLED"
|
|
bitfld.word 0x00 8. "FAND,FIFO Watermark AND Control" "0: Selected FIFO watermarks are OR'ed together,1: Selected FIFO watermarks are AND'ed together"
|
|
newline
|
|
bitfld.word 0x00 6.--7. "CAPTDE,Capture DMA Enable Source Select" "0: Read DMA requests disabled,1: Exceeding a FIFO watermark sets the DMA read..,2: A local sync (VAL1 matches counter) sets the..,3: A local reload (STS[RF] being set) sets the.."
|
|
bitfld.word 0x00 5. "CA1DE,Capture A1 FIFO DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 4. "CA0DE,Capture A0 FIFO DMA Enable" "0,1"
|
|
bitfld.word 0x00 3. "CB1DE,Capture B1 FIFO DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. "CB0DE,Capture B0 FIFO DMA Enable" "0,1"
|
|
bitfld.word 0x00 1. "CX1DE,Capture X1 FIFO DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 0. "CX0DE,Capture X0 FIFO DMA Enable" "0,1"
|
|
group.word ($2+0x2A)++0x01
|
|
line.word 0x00 "SMTCTRL,Output Trigger Control Register"
|
|
bitfld.word 0x00 15. "PWAOT0,Output Trigger 0 Source Select" "0: Route the PWM_OUT_TRIG0 signal to..,1: Route the PWMA output to the PWM_OUT_TRIG0 port"
|
|
bitfld.word 0x00 14. "PWBOT1,Output Trigger 1 Source Select" "0: Route the PWM_OUT_TRIG1 signal to..,1: Route the PWMB output to the PWM_OUT_TRIG1 port"
|
|
newline
|
|
bitfld.word 0x00 12. "TRGFRQ,Trigger frequency" "0: Trigger outputs are generated during every..,1: Trigger outputs are generated only during the.."
|
|
bitfld.word 0x00 0.--5. "OUT_TRIG_EN,Output Trigger Enables" "?,1: PWM_OUT_TRIG0 will set when the counter value..,?,3: PWM_OUT_TRIG0 will set when the counter value..,?,5: PWM_OUT_TRIG0 will set when the counter value..,?,7: PWM_OUT_TRIG0 will set when the counter value..,?,9: PWM_OUT_TRIG0 will set when the counter value..,?,11: PWM_OUT_TRIG0 will set when the counter..,?,13: PWM_OUT_TRIG0 will set when the counter..,?,15: PWM_OUT_TRIG0 will set when the counter..,?,17: PWM_OUT_TRIG0 will set when the counter..,?,19: PWM_OUT_TRIG0 will set when the counter..,?,21: PWM_OUT_TRIG0 will set when the counter..,?,23: PWM_OUT_TRIG0 will set when the counter..,?,25: PWM_OUT_TRIG0 will set when the counter..,?,27: PWM_OUT_TRIG0 will set when the counter..,?,29: PWM_OUT_TRIG0 will set when the counter..,?,31: PWM_OUT_TRIG0 will set when the counter..,?,33: PWM_OUT_TRIG0 will set when the counter..,?,35: PWM_OUT_TRIG0 will set when the counter..,?,37: PWM_OUT_TRIG0 will set when the counter..,?,39: PWM_OUT_TRIG0 will set when the counter..,?,41: PWM_OUT_TRIG0 will set when the counter..,?,43: PWM_OUT_TRIG0 will set when the counter..,?,45: PWM_OUT_TRIG0 will set when the counter..,?,47: PWM_OUT_TRIG0 will set when the counter..,?,49: PWM_OUT_TRIG0 will set when the counter..,?,51: PWM_OUT_TRIG0 will set when the counter..,?,53: PWM_OUT_TRIG0 will set when the counter..,?,55: PWM_OUT_TRIG0 will set when the counter..,?,57: PWM_OUT_TRIG0 will set when the counter..,?,59: PWM_OUT_TRIG0 will set when the counter..,?,61: PWM_OUT_TRIG0 will set when the counter..,?,63: PWM_OUT_TRIG0 will set when the counter.."
|
|
group.word ($2+0x2C)++0x01
|
|
line.word 0x00 "SMDISMAP0,Fault Disable Mapping Register 0"
|
|
bitfld.word 0x00 8.--11. "DIS0X,PWM_X Fault Disable Mask 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 4.--7. "DIS0B,PWM_B Fault Disable Mask 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.word 0x00 0.--3. "DIS0A,PWM_A Fault Disable Mask 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.word ($2+0x30)++0x01
|
|
line.word 0x00 "SMDTCNT0,Deadtime Count Register 0"
|
|
hexmask.word 0x00 0.--15. 1. "DTCNT0,DTCNT0"
|
|
group.word ($2+0x32)++0x01
|
|
line.word 0x00 "SMDTCNT1,Deadtime Count Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "DTCNT1,DTCNT1"
|
|
group.word ($2+0x34)++0x01
|
|
line.word 0x00 "SMCAPTCTRLA,Capture Control A Register"
|
|
rbitfld.word 0x00 13.--15. "CA1CNT,Capture A1 FIFO Word Count" "0,1,2,3,4,5,6,7"
|
|
rbitfld.word 0x00 10.--12. "CA0CNT,Capture A0 FIFO Word Count" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 8.--9. "CFAWM,Capture A FIFOs Water Mark" "0,1,2,3"
|
|
bitfld.word 0x00 7. "EDGCNTA_EN,Edge Counter A Enable" "0: Edge counter disabled and held in reset,1: Edge counter enabled"
|
|
newline
|
|
bitfld.word 0x00 6. "INP_SELA,Input Select A" "0: Raw PWM_A input signal selected as source,1: EDGE_COUNTER"
|
|
bitfld.word 0x00 4.--5. "EDGA1,Edge A 1" "0: DISABLED,1: Capture falling edges,2: Capture rising edges,3: Capture any edge"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "EDGA0,Edge A 0" "0: DISABLED,1: Capture falling edges,2: Capture rising edges,3: Capture any edge"
|
|
bitfld.word 0x00 1. "ONESHOTA,One Shot Mode A" "0: FREE_RUNNING,1: ONE_SHOT"
|
|
newline
|
|
bitfld.word 0x00 0. "ARMA,Arm A" "0: Input capture operation is disabled,1: Input capture operation as specified by.."
|
|
group.word ($2+0x36)++0x01
|
|
line.word 0x00 "SMCAPTCOMPA,Capture Compare A Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "EDGCNTA,Edge Counter A"
|
|
hexmask.word.byte 0x00 0.--7. 1. "EDGCMPA,Edge Compare A"
|
|
group.word ($2+0x38)++0x01
|
|
line.word 0x00 "SMCAPTCTRLB,Capture Control B Register"
|
|
rbitfld.word 0x00 13.--15. "CB1CNT,Capture B1 FIFO Word Count" "0,1,2,3,4,5,6,7"
|
|
rbitfld.word 0x00 10.--12. "CB0CNT,Capture B0 FIFO Word Count" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 8.--9. "CFBWM,Capture B FIFOs Water Mark" "0,1,2,3"
|
|
bitfld.word 0x00 7. "EDGCNTB_EN,Edge Counter B Enable" "0: Edge counter disabled and held in reset,1: Edge counter enabled"
|
|
newline
|
|
bitfld.word 0x00 6. "INP_SELB,Input Select B" "0: Raw PWM_B input signal selected as source,1: EDGE_COUNTER"
|
|
bitfld.word 0x00 4.--5. "EDGB1,Edge B 1" "0: DISABLED,1: Capture falling edges,2: Capture rising edges,3: Capture any edge"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "EDGB0,Edge B 0" "0: DISABLED,1: Capture falling edges,2: Capture rising edges,3: Capture any edge"
|
|
bitfld.word 0x00 1. "ONESHOTB,One Shot Mode B" "0: FREE_RUNNING,1: ONE_SHOT"
|
|
newline
|
|
bitfld.word 0x00 0. "ARMB,Arm B" "0: Input capture operation is disabled,1: Input capture operation as specified by.."
|
|
group.word ($2+0x3A)++0x01
|
|
line.word 0x00 "SMCAPTCOMPB,Capture Compare B Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "EDGCNTB,Edge Counter B"
|
|
hexmask.word.byte 0x00 0.--7. 1. "EDGCMPB,Edge Compare B"
|
|
group.word ($2+0x3C)++0x01
|
|
line.word 0x00 "SMCAPTCTRLX,Capture Control X Register"
|
|
rbitfld.word 0x00 13.--15. "CX1CNT,Capture X1 FIFO Word Count" "0,1,2,3,4,5,6,7"
|
|
rbitfld.word 0x00 10.--12. "CX0CNT,Capture X0 FIFO Word Count" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 8.--9. "CFXWM,Capture X FIFOs Water Mark" "0,1,2,3"
|
|
bitfld.word 0x00 7. "EDGCNTX_EN,Edge Counter X Enable" "0: Edge counter disabled and held in reset,1: Edge counter enabled"
|
|
newline
|
|
bitfld.word 0x00 6. "INP_SELX,Input Select X" "0: Raw PWM_X input signal selected as source,1: EDGE_COUNTER"
|
|
bitfld.word 0x00 4.--5. "EDGX1,Edge X 1" "0: DISABLED,1: Capture falling edges,2: Capture rising edges,3: Capture any edge"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "EDGX0,Edge X 0" "0: DISABLED,1: Capture falling edges,2: Capture rising edges,3: Capture any edge"
|
|
bitfld.word 0x00 1. "ONESHOTX,One Shot Mode Aux" "0: FREE_RUNNING,1: ONE_SHOT"
|
|
newline
|
|
bitfld.word 0x00 0. "ARMX,Arm X" "0: Input capture operation is disabled,1: Input capture operation as specified by.."
|
|
group.word ($2+0x3E)++0x01
|
|
line.word 0x00 "SMCAPTCOMPX,Capture Compare X Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "EDGCNTX,Edge Counter X"
|
|
hexmask.word.byte 0x00 0.--7. 1. "EDGCMPX,Edge Compare X"
|
|
rgroup.word ($2+0x40)++0x01
|
|
line.word 0x00 "SMCVAL0,Capture Value 0 Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTVAL0,CAPTVAL0"
|
|
rgroup.word ($2+0x42)++0x01
|
|
line.word 0x00 "SMCVAL0CYC,Capture Value 0 Cycle Register"
|
|
bitfld.word 0x00 0.--3. "CVAL0CYC,CVAL0CYC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.word ($2+0x44)++0x01
|
|
line.word 0x00 "SMCVAL1,Capture Value 1 Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTVAL1,CAPTVAL1"
|
|
rgroup.word ($2+0x46)++0x01
|
|
line.word 0x00 "SMCVAL1CYC,Capture Value 1 Cycle Register"
|
|
bitfld.word 0x00 0.--3. "CVAL1CYC,CVAL1CYC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.word ($2+0x48)++0x01
|
|
line.word 0x00 "SMCVAL2,Capture Value 2 Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTVAL2,CAPTVAL2"
|
|
rgroup.word ($2+0x4A)++0x01
|
|
line.word 0x00 "SMCVAL2CYC,Capture Value 2 Cycle Register"
|
|
bitfld.word 0x00 0.--3. "CVAL2CYC,CVAL2CYC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.word ($2+0x4C)++0x01
|
|
line.word 0x00 "SMCVAL3,Capture Value 3 Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTVAL3,CAPTVAL3"
|
|
rgroup.word ($2+0x4E)++0x01
|
|
line.word 0x00 "SMCVAL3CYC,Capture Value 3 Cycle Register"
|
|
bitfld.word 0x00 0.--3. "CVAL3CYC,CVAL3CYC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.word ($2+0x50)++0x01
|
|
line.word 0x00 "SMCVAL4,Capture Value 4 Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTVAL4,CAPTVAL4"
|
|
rgroup.word ($2+0x52)++0x01
|
|
line.word 0x00 "SMCVAL4CYC,Capture Value 4 Cycle Register"
|
|
bitfld.word 0x00 0.--3. "CVAL4CYC,CVAL4CYC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.word ($2+0x54)++0x01
|
|
line.word 0x00 "SMCVAL5,Capture Value 5 Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTVAL5,CAPTVAL5"
|
|
rgroup.word ($2+0x56)++0x01
|
|
line.word 0x00 "SMCVAL5CYC,Capture Value 5 Cycle Register"
|
|
bitfld.word 0x00 0.--3. "CVAL5CYC,CVAL5CYC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
sif cpuis("IMXRT1172")||cpuis("IMXRT1173-CM4")||cpuis("IMXRT1173-CM7")||cpuis("IMXRT1176-CM4")||cpuis("IMXRT1176-CM7")
|
|
tree "PXP (PXP v2.0 Register Reference Index)"
|
|
base ad:0x40814000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL,Control Register 0"
|
|
bitfld.long 0x00 31. "SFTRST,This bit can be turned on and then off to reset the PXP block to its default state" "0: Normal PXP operation is enabled,1: Clocking with PXP is disabled and held in its.."
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0: Normal operation,1: All clocks to PXP is gated-off"
|
|
newline
|
|
bitfld.long 0x00 28. "EN_REPEAT,Enable the PXP to run continuously" "0: PXP will complete the process and enter the..,1: PXP will repeat based on the current.."
|
|
newline
|
|
bitfld.long 0x00 23. "BLOCK_SIZE,Select the block size to process" "0: Process 8x8 pixel blocks,1: Process 16x16 pixel blocks"
|
|
newline
|
|
bitfld.long 0x00 22. "ROT_POS,This bit controls where rotation will occur in the PXP datapath" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "VFLIP,Indicates that the output buffer should be flipped vertically (effect applied before rotation)" "0: Vertical Flip is disabled,1: Vertical Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "HFLIP,Indicates that the output buffer should be flipped horizontally (effect applied before rotation)" "0: Horizontal Flip is disabled,1: Horizontal Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "ROTATE,Indicates the clockwise rotation to be applied at the output buffer" "0: ROT_0,1: ROT_90,2: ROT_180,3: ROT_270"
|
|
newline
|
|
bitfld.long 0x00 4. "ENABLE_LCD_HANDSHAKE,Enable handshake with LCD controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "NEXT_IRQ_ENABLE,Next command interrupt enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "IRQ_ENABLE,Interrupt enable When using the PXP_NEXT functionality to reprogram the PXP the new value of this bit will be used and may therefore enable or disable an interrupt unintentionally" "0: PXP interrupt is disabled,1: PXP interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enables PXP operation with specified parameters" "0: PXP is disabled,1: PXP is enabled"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL_SET,Control Register 0"
|
|
bitfld.long 0x00 31. "SFTRST,This bit can be turned on and then off to reset the PXP block to its default state" "0: Normal PXP operation is enabled,1: Clocking with PXP is disabled and held in its.."
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0: Normal operation,1: All clocks to PXP is gated-off"
|
|
newline
|
|
bitfld.long 0x00 28. "EN_REPEAT,Enable the PXP to run continuously" "0: PXP will complete the process and enter the..,1: PXP will repeat based on the current.."
|
|
newline
|
|
bitfld.long 0x00 23. "BLOCK_SIZE,Select the block size to process" "0: Process 8x8 pixel blocks,1: Process 16x16 pixel blocks"
|
|
newline
|
|
bitfld.long 0x00 22. "ROT_POS,This bit controls where rotation will occur in the PXP datapath" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "VFLIP,Indicates that the output buffer should be flipped vertically (effect applied before rotation)" "0: Vertical Flip is disabled,1: Vertical Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "HFLIP,Indicates that the output buffer should be flipped horizontally (effect applied before rotation)" "0: Horizontal Flip is disabled,1: Horizontal Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "ROTATE,Indicates the clockwise rotation to be applied at the output buffer" "0: ROT_0,1: ROT_90,2: ROT_180,3: ROT_270"
|
|
newline
|
|
bitfld.long 0x00 4. "ENABLE_LCD_HANDSHAKE,Enable handshake with LCD controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "NEXT_IRQ_ENABLE,Next command interrupt enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "IRQ_ENABLE,Interrupt enable When using the PXP_NEXT functionality to reprogram the PXP the new value of this bit will be used and may therefore enable or disable an interrupt unintentionally" "0: PXP interrupt is disabled,1: PXP interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enables PXP operation with specified parameters" "0: PXP is disabled,1: PXP is enabled"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL_CLR,Control Register 0"
|
|
bitfld.long 0x00 31. "SFTRST,This bit can be turned on and then off to reset the PXP block to its default state" "0: Normal PXP operation is enabled,1: Clocking with PXP is disabled and held in its.."
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0: Normal operation,1: All clocks to PXP is gated-off"
|
|
newline
|
|
bitfld.long 0x00 28. "EN_REPEAT,Enable the PXP to run continuously" "0: PXP will complete the process and enter the..,1: PXP will repeat based on the current.."
|
|
newline
|
|
bitfld.long 0x00 23. "BLOCK_SIZE,Select the block size to process" "0: Process 8x8 pixel blocks,1: Process 16x16 pixel blocks"
|
|
newline
|
|
bitfld.long 0x00 22. "ROT_POS,This bit controls where rotation will occur in the PXP datapath" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "VFLIP,Indicates that the output buffer should be flipped vertically (effect applied before rotation)" "0: Vertical Flip is disabled,1: Vertical Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "HFLIP,Indicates that the output buffer should be flipped horizontally (effect applied before rotation)" "0: Horizontal Flip is disabled,1: Horizontal Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "ROTATE,Indicates the clockwise rotation to be applied at the output buffer" "0: ROT_0,1: ROT_90,2: ROT_180,3: ROT_270"
|
|
newline
|
|
bitfld.long 0x00 4. "ENABLE_LCD_HANDSHAKE,Enable handshake with LCD controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "NEXT_IRQ_ENABLE,Next command interrupt enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "IRQ_ENABLE,Interrupt enable When using the PXP_NEXT functionality to reprogram the PXP the new value of this bit will be used and may therefore enable or disable an interrupt unintentionally" "0: PXP interrupt is disabled,1: PXP interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enables PXP operation with specified parameters" "0: PXP is disabled,1: PXP is enabled"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL_TOG,Control Register 0"
|
|
bitfld.long 0x00 31. "SFTRST,This bit can be turned on and then off to reset the PXP block to its default state" "0: Normal PXP operation is enabled,1: Clocking with PXP is disabled and held in its.."
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,This bit must be set to zero for normal operation" "0: Normal operation,1: All clocks to PXP is gated-off"
|
|
newline
|
|
bitfld.long 0x00 28. "EN_REPEAT,Enable the PXP to run continuously" "0: PXP will complete the process and enter the..,1: PXP will repeat based on the current.."
|
|
newline
|
|
bitfld.long 0x00 23. "BLOCK_SIZE,Select the block size to process" "0: Process 8x8 pixel blocks,1: Process 16x16 pixel blocks"
|
|
newline
|
|
bitfld.long 0x00 22. "ROT_POS,This bit controls where rotation will occur in the PXP datapath" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "VFLIP,Indicates that the output buffer should be flipped vertically (effect applied before rotation)" "0: Vertical Flip is disabled,1: Vertical Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 10. "HFLIP,Indicates that the output buffer should be flipped horizontally (effect applied before rotation)" "0: Horizontal Flip is disabled,1: Horizontal Flip is enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "ROTATE,Indicates the clockwise rotation to be applied at the output buffer" "0: ROT_0,1: ROT_90,2: ROT_180,3: ROT_270"
|
|
newline
|
|
bitfld.long 0x00 4. "ENABLE_LCD_HANDSHAKE,Enable handshake with LCD controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "NEXT_IRQ_ENABLE,Next command interrupt enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "IRQ_ENABLE,Interrupt enable When using the PXP_NEXT functionality to reprogram the PXP the new value of this bit will be used and may therefore enable or disable an interrupt unintentionally" "0: PXP interrupt is disabled,1: PXP interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enables PXP operation with specified parameters" "0: PXP is disabled,1: PXP is enabled"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "STAT,Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "BLOCKX,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "BLOCKY,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
bitfld.long 0x00 8. "LUT_DMA_LOAD_DONE_IRQ,Indicates that the LUT DMA transfer has completed" "0: LUT DMA LOAD transfer is active,1: LUT DMA LOAD transfer is complete"
|
|
newline
|
|
rbitfld.long 0x00 4.--7. "AXI_ERROR_ID,Indicates the AXI ID of the failing bus operation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "NEXT_IRQ,Indicates that a command issued with the Next Command functionality has been issued and that a new command may be initiated with a write to the PXP_NEXT register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AXI_READ_ERROR,Indicates PXP encountered an AXI read error and processing has been terminated" "0: AXI read is normal,1: AXI read error has occurred"
|
|
newline
|
|
bitfld.long 0x00 1. "AXI_WRITE_ERROR,Indicates PXP encountered an AXI write error and processing has been terminated" "0: AXI write is normal,1: AXI write error has occurred"
|
|
newline
|
|
bitfld.long 0x00 0. "IRQ,Indicates current PXP interrupt status" "0: No interrupt,1: Interrupt generated"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "STAT_SET,Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "BLOCKX,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "BLOCKY,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
bitfld.long 0x00 8. "LUT_DMA_LOAD_DONE_IRQ,Indicates that the LUT DMA transfer has completed" "0: LUT DMA LOAD transfer is active,1: LUT DMA LOAD transfer is complete"
|
|
newline
|
|
rbitfld.long 0x00 4.--7. "AXI_ERROR_ID,Indicates the AXI ID of the failing bus operation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "NEXT_IRQ,Indicates that a command issued with the Next Command functionality has been issued and that a new command may be initiated with a write to the PXP_NEXT register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AXI_READ_ERROR,Indicates PXP encountered an AXI read error and processing has been terminated" "0: AXI read is normal,1: AXI read error has occurred"
|
|
newline
|
|
bitfld.long 0x00 1. "AXI_WRITE_ERROR,Indicates PXP encountered an AXI write error and processing has been terminated" "0: AXI write is normal,1: AXI write error has occurred"
|
|
newline
|
|
bitfld.long 0x00 0. "IRQ,Indicates current PXP interrupt status" "0: No interrupt,1: Interrupt generated"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "STAT_CLR,Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "BLOCKX,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "BLOCKY,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
bitfld.long 0x00 8. "LUT_DMA_LOAD_DONE_IRQ,Indicates that the LUT DMA transfer has completed" "0: LUT DMA LOAD transfer is active,1: LUT DMA LOAD transfer is complete"
|
|
newline
|
|
rbitfld.long 0x00 4.--7. "AXI_ERROR_ID,Indicates the AXI ID of the failing bus operation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "NEXT_IRQ,Indicates that a command issued with the Next Command functionality has been issued and that a new command may be initiated with a write to the PXP_NEXT register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AXI_READ_ERROR,Indicates PXP encountered an AXI read error and processing has been terminated" "0: AXI read is normal,1: AXI read error has occurred"
|
|
newline
|
|
bitfld.long 0x00 1. "AXI_WRITE_ERROR,Indicates PXP encountered an AXI write error and processing has been terminated" "0: AXI write is normal,1: AXI write error has occurred"
|
|
newline
|
|
bitfld.long 0x00 0. "IRQ,Indicates current PXP interrupt status" "0: No interrupt,1: Interrupt generated"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "STAT_TOG,Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "BLOCKX,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "BLOCKY,Indicates the X coordinate of the block currently being rendered"
|
|
newline
|
|
bitfld.long 0x00 8. "LUT_DMA_LOAD_DONE_IRQ,Indicates that the LUT DMA transfer has completed" "0: LUT DMA LOAD transfer is active,1: LUT DMA LOAD transfer is complete"
|
|
newline
|
|
rbitfld.long 0x00 4.--7. "AXI_ERROR_ID,Indicates the AXI ID of the failing bus operation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "NEXT_IRQ,Indicates that a command issued with the Next Command functionality has been issued and that a new command may be initiated with a write to the PXP_NEXT register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AXI_READ_ERROR,Indicates PXP encountered an AXI read error and processing has been terminated" "0: AXI read is normal,1: AXI read error has occurred"
|
|
newline
|
|
bitfld.long 0x00 1. "AXI_WRITE_ERROR,Indicates PXP encountered an AXI write error and processing has been terminated" "0: AXI write is normal,1: AXI write error has occurred"
|
|
newline
|
|
bitfld.long 0x00 0. "IRQ,Indicates current PXP interrupt status" "0: No interrupt,1: Interrupt generated"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "OUT_CTRL,Output Buffer Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "ALPHA,When generating an output buffer with an alpha component the value in this field will be used when enabled to override the alpha passed through the pixel data pipeline"
|
|
newline
|
|
bitfld.long 0x00 23. "ALPHA_OUTPUT,Indicates that alpha component in output buffer pixels should be overwritten by PXP_OUT_CTRL[ALPHA]" "0: Retain,1: Overwritten"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "INTERLACED_OUTPUT,Determines how the PXP writes it's output data" "0: All data written in progressive format to the..,1: Interlaced output,2: Interlaced output,3: Interlaced output"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "FORMAT,Output framebuffer format" "0: 32-bit pixels,?,?,?,4: 32-bit pixels (unpacked 24-bit pixel in 32..,5: 24-bit pixels (packed 24-bit format),?,?,8: 16-bit pixels,9: 16-bit pixels,?,?,12: 16-bit pixels,13: 16-bit pixels,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "OUT_CTRL_SET,Output Buffer Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "ALPHA,When generating an output buffer with an alpha component the value in this field will be used when enabled to override the alpha passed through the pixel data pipeline"
|
|
newline
|
|
bitfld.long 0x00 23. "ALPHA_OUTPUT,Indicates that alpha component in output buffer pixels should be overwritten by PXP_OUT_CTRL[ALPHA]" "0: Retain,1: Overwritten"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "INTERLACED_OUTPUT,Determines how the PXP writes it's output data" "0: All data written in progressive format to the..,1: Interlaced output,2: Interlaced output,3: Interlaced output"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "FORMAT,Output framebuffer format" "0: 32-bit pixels,?,?,?,4: 32-bit pixels (unpacked 24-bit pixel in 32..,5: 24-bit pixels (packed 24-bit format),?,?,8: 16-bit pixels,9: 16-bit pixels,?,?,12: 16-bit pixels,13: 16-bit pixels,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?..."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "OUT_CTRL_CLR,Output Buffer Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "ALPHA,When generating an output buffer with an alpha component the value in this field will be used when enabled to override the alpha passed through the pixel data pipeline"
|
|
newline
|
|
bitfld.long 0x00 23. "ALPHA_OUTPUT,Indicates that alpha component in output buffer pixels should be overwritten by PXP_OUT_CTRL[ALPHA]" "0: Retain,1: Overwritten"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "INTERLACED_OUTPUT,Determines how the PXP writes it's output data" "0: All data written in progressive format to the..,1: Interlaced output,2: Interlaced output,3: Interlaced output"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "FORMAT,Output framebuffer format" "0: 32-bit pixels,?,?,?,4: 32-bit pixels (unpacked 24-bit pixel in 32..,5: 24-bit pixels (packed 24-bit format),?,?,8: 16-bit pixels,9: 16-bit pixels,?,?,12: 16-bit pixels,13: 16-bit pixels,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?..."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "OUT_CTRL_TOG,Output Buffer Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "ALPHA,When generating an output buffer with an alpha component the value in this field will be used when enabled to override the alpha passed through the pixel data pipeline"
|
|
newline
|
|
bitfld.long 0x00 23. "ALPHA_OUTPUT,Indicates that alpha component in output buffer pixels should be overwritten by PXP_OUT_CTRL[ALPHA]" "0: Retain,1: Overwritten"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "INTERLACED_OUTPUT,Determines how the PXP writes it's output data" "0: All data written in progressive format to the..,1: Interlaced output,2: Interlaced output,3: Interlaced output"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "FORMAT,Output framebuffer format" "0: 32-bit pixels,?,?,?,4: 32-bit pixels (unpacked 24-bit pixel in 32..,5: 24-bit pixels (packed 24-bit format),?,?,8: 16-bit pixels,9: 16-bit pixels,?,?,12: 16-bit pixels,13: 16-bit pixels,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?..."
|
|
repeat 2. (strings "" "2" )(list 0x0 0x10 )
|
|
group.long ($2+0x30)++0x03
|
|
line.long 0x00 "OUT_BUF$1,Output Frame Buffer Pointer $1"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Current address pointer for the output frame buffer"
|
|
repeat.end
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "OUT_PITCH,Output Buffer Pitch"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Indicates the number of bytes in memory between two vertically adjacent pixels"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "OUT_LRC,Output Surface Lower Right Coordinate"
|
|
hexmask.long.word 0x00 16.--29. 1. "X,Indicates number of horizontal PIXELS in the output surface (non-rotated)"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "Y,Indicates the number of vertical PIXELS in the output surface (non-rotated)"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "OUT_PS_ULC,Processed Surface Upper Left Coordinate"
|
|
hexmask.long.word 0x00 16.--29. 1. "X,This field indicates the upper left X-coordinate (in pixels) of the processed surface (PS) in the output buffer"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "Y,This field indicates the upper left Y-coordinate (in pixels) of the processed surface in the output buffer"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "OUT_PS_LRC,Processed Surface Lower Right Coordinate"
|
|
hexmask.long.word 0x00 16.--29. 1. "X,This field indicates the lower right X-coordinate (in pixels) of the processed surface (PS) in the output frame buffer"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "Y,This field indicates the lower right Y-coordinate (in pixels) of the processed surface in the output frame buffer"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "OUT_AS_ULC,Alpha Surface Upper Left Coordinate"
|
|
hexmask.long.word 0x00 16.--29. 1. "X,This field indicates the upper left X-coordinate (in pixels) of the alpha surface (AS) in the output frame buffer"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "Y,This field indicates the upper left Y-coordinate (in pixels) of the alpha surface in the output frame buffer"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "OUT_AS_LRC,Alpha Surface Lower Right Coordinate"
|
|
hexmask.long.word 0x00 16.--29. 1. "X,This field indicates the lower right X-coordinate (in pixels) of the alpha surface (AS) in the output frame buffer"
|
|
newline
|
|
hexmask.long.word 0x00 0.--13. 1. "Y,This field indicates the lower right Y-coordinate (in pixels) of the alpha surface in the output frame buffer"
|
|
group.long 0xB0++0x03
|
|
line.long 0x00 "PS_CTRL,Processed Surface (PS) Control Register"
|
|
bitfld.long 0x00 10.--11. "DECX,Horizontal pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "DECY,Verticle pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 6. "WB_SWAP,Swap bytes in words" "0: Byte swap is disabled,1: Byte swap is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "FORMAT,PS buffer format" "?,?,?,?,4: 32-bit pixels (unpacked 24-bit format..,?,?,?,?,?,?,?,12: 16-bit pixels with/without alpha at high 1bit,13: 16-bit pixels with/without alpha at high 4..,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?,?,30: 16-bit pixels (3-plane format),31: 16-bit pixels (3-plane format),?,?,?,?,36: 2-bit pixels with alpha at the low 8 bits,?,?,?,?,?,?,?,44: 16-bit pixels with alpha at the low 1bits,45: 16-bit pixels with alpha at the low 4 bits,?..."
|
|
group.long 0xB4++0x03
|
|
line.long 0x00 "PS_CTRL_SET,Processed Surface (PS) Control Register"
|
|
bitfld.long 0x00 10.--11. "DECX,Horizontal pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "DECY,Verticle pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 6. "WB_SWAP,Swap bytes in words" "0: Byte swap is disabled,1: Byte swap is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "FORMAT,PS buffer format" "?,?,?,?,4: 32-bit pixels (unpacked 24-bit format..,?,?,?,?,?,?,?,12: 16-bit pixels with/without alpha at high 1bit,13: 16-bit pixels with/without alpha at high 4..,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?,?,30: 16-bit pixels (3-plane format),31: 16-bit pixels (3-plane format),?,?,?,?,36: 2-bit pixels with alpha at the low 8 bits,?,?,?,?,?,?,?,44: 16-bit pixels with alpha at the low 1bits,45: 16-bit pixels with alpha at the low 4 bits,?..."
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "PS_CTRL_CLR,Processed Surface (PS) Control Register"
|
|
bitfld.long 0x00 10.--11. "DECX,Horizontal pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "DECY,Verticle pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 6. "WB_SWAP,Swap bytes in words" "0: Byte swap is disabled,1: Byte swap is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "FORMAT,PS buffer format" "?,?,?,?,4: 32-bit pixels (unpacked 24-bit format..,?,?,?,?,?,?,?,12: 16-bit pixels with/without alpha at high 1bit,13: 16-bit pixels with/without alpha at high 4..,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?,?,30: 16-bit pixels (3-plane format),31: 16-bit pixels (3-plane format),?,?,?,?,36: 2-bit pixels with alpha at the low 8 bits,?,?,?,?,?,?,?,44: 16-bit pixels with alpha at the low 1bits,45: 16-bit pixels with alpha at the low 4 bits,?..."
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "PS_CTRL_TOG,Processed Surface (PS) Control Register"
|
|
bitfld.long 0x00 10.--11. "DECX,Horizontal pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "DECY,Verticle pre decimation filter control" "0: Disable pre-decimation filter,1: Decimate PS by 2,2: Decimate PS by 4,3: Decimate PS by 8"
|
|
newline
|
|
bitfld.long 0x00 6. "WB_SWAP,Swap bytes in words" "0: Byte swap is disabled,1: Byte swap is enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "FORMAT,PS buffer format" "?,?,?,?,4: 32-bit pixels (unpacked 24-bit format..,?,?,?,?,?,?,?,12: 16-bit pixels with/without alpha at high 1bit,13: 16-bit pixels with/without alpha at high 4..,14: 16-bit pixels,?,16: 32-bit pixels (1-plane XYUV unpacked),?,18: 16-bit pixels (1-plane U0 Y0 V0 Y1..,19: 16-bit pixels (1-plane V0 Y0 U0 Y1..,20: 8-bit monochrome pixels (1-plane Y luma..,21: 4-bit monochrome pixels (1-plane Y luma 4..,?,?,24: 16-bit pixels (2-plane UV interleaved bytes),25: 16-bit pixels (2-plane UV),26: 16-bit pixels (2-plane VU interleaved bytes),27: 16-bit pixels (2-plane VU),?,?,30: 16-bit pixels (3-plane format),31: 16-bit pixels (3-plane format),?,?,?,?,36: 2-bit pixels with alpha at the low 8 bits,?,?,?,?,?,?,?,44: 16-bit pixels with alpha at the low 1bits,45: 16-bit pixels with alpha at the low 4 bits,?..."
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "PS_BUF,PS Input Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address pointer for the PS RGB or Y (luma) input buffer"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "PS_UBUF,PS U/Cb or 2 Plane UV Input Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address pointer for the PS U/Cb or 2 plane UV Chroma input buffer"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "PS_VBUF,PS V/Cr Input Buffer Address"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address pointer for the PS V/Cr Chroma input buffer"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "PS_PITCH,Processed Surface Pitch"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Indicates the number of bytes in memory between two vertically adjacent pixels"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "PS_BACKGROUND,PS Background Color"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "COLOR,Background color (in 24bpp format) for any pixels not within the buffer range specified by the PS ULC/LRC"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "PS_SCALE,PS Scale Factor Register"
|
|
hexmask.long.word 0x00 16.--30. 1. "YSCALE,This is a two bit integer and 12 bit fractional representation (##"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "XSCALE,This is a two bit integer and 12 bit fractional representation (##"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "PS_OFFSET,PS Scale Offset Register"
|
|
hexmask.long.word 0x00 16.--27. 1. "YOFFSET,This is a 12 bit fractional representation (0"
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "XOFFSET,This is a 12 bit fractional representation (0"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "PS_CLRKEYLOW,PS Color Key Low"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL,Low range of color key applied to PS buffer"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "PS_CLRKEYHIGH,PS Color Key High"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL,High range of color key applied to PS buffer"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "AS_CTRL,Alpha Surface Control"
|
|
bitfld.long 0x00 20. "ALPHA_INVERT,Setting this bit to logic 0 will not alter the alpha value" "0: ALPHA_INVERT_0,1: Inverted"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "ROP,Indicates a raster operation to perform when enabled" "0: AS AND PS,1: nAS AND PS,2: AS AND nPS,3: AS OR PS,4: MERGENOTAS,5: MERGEASNOT,6: NOTCOPYAS,7: NOT,8: AS NAND PS,9: NOTMERGEAS,10: AS XOR PS,11: AS XNOR PS,?..."
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "ALPHA,Alpha modifier used when the ALPHA_MULTIPLY or ALPHA_OVERRIDE values are programmed in PXP_AS_CTRL[ALPHA_CTRL]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "FORMAT,Indicates the input buffer format for AS" "0: 32-bit pixels with alpha,1: 2-bit pixel with alpha at low 8 bits,?,?,4: 32-bit pixels without alpha (unpacked 24-bit..,?,?,?,8: 16-bit pixels with alpha,9: 16-bit pixels with alpha,10: 16-bit pixel with alpha at low 1 bit,11: 16-bit pixel with alpha at low 4 bits,12: 16-bit pixels without alpha,13: 16-bit pixels without alpha,14: 16-bit pixels without alpha,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "ENABLE_COLORKEY,Indicates that colorkey functionality is enabled for this alpha surface" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "ALPHA_CTRL,Determines how the alpha value is constructed for this alpha surface" "0: Indicates that the AS pixel alpha value will..,1: Indicates that the value in the ALPHA field..,2: Indicates that the value in the ALPHA field..,3: Enable ROPs"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "AS_BUF,Alpha Surface Buffer Pointer"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address pointer for the alpha surface 0 buffer"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "AS_PITCH,Alpha Surface Pitch"
|
|
hexmask.long.word 0x00 0.--15. 1. "PITCH,Indicates the number of bytes in memory between two vertically adjacent pixels"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "AS_CLRKEYLOW,Overlay Color Key Low"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL,Low range of RGB color key applied to AS buffer"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "AS_CLRKEYHIGH,Overlay Color Key High"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "PIXEL,High range of RGB color key applied to AS buffer"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "CSC1_COEF0,Color Space Conversion Coefficient Register 0"
|
|
bitfld.long 0x00 31. "YCBCR_MODE,Set to 1 when performing YCbCr conversion to RGB" "0: YCBCR_MODE_0,1: YCBCR_MODE_1"
|
|
newline
|
|
bitfld.long 0x00 30. "BYPASS,Bypass the CSC unit in the scaling engine" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 18.--28. 1. "C0,Two's compliment Y multiplier coefficient"
|
|
newline
|
|
hexmask.long.word 0x00 9.--17. 1. "UV_OFFSET,Two's compliment phase offset implicit for CbCr data"
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "Y_OFFSET,Two's compliment amplitude offset implicit in the Y data"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "CSC1_COEF1,Color Space Conversion Coefficient Register 1"
|
|
hexmask.long.word 0x00 16.--26. 1. "C1,Two's compliment Red V/Cr multiplier coefficient"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "C4,Two's compliment Blue U/Cb multiplier coefficient"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "CSC1_COEF2,Color Space Conversion Coefficient Register 2"
|
|
hexmask.long.word 0x00 16.--26. 1. "C2,Two's complement Green V/Cr multiplier coefficient"
|
|
newline
|
|
hexmask.long.word 0x00 0.--10. 1. "C3,Two's complement Green U/Cb multiplier coefficient"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "POWER,PXP Power Control Register"
|
|
bitfld.long 0x00 9.--11. "ROT_MEM_LP_STATE,Select the low power state of the Rotation (ROT) memory" "0: Memory is not in low power state,1: Light Sleep Mode,2: Deep Sleep Mode,?,4: Shut Down Mode,?..."
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "NEXT,Next Frame Pointer"
|
|
hexmask.long 0x00 2.--31. 1. "POINTER,A pointer to a data structure containing register values to be used when processing the next frame"
|
|
newline
|
|
rbitfld.long 0x00 0. "ENABLED,Indicates that the next frame functionality has been enabled" "0,1"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "PORTER_DUFF_CTRL,PXP Alpha Engine A Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "S1_GLOBAL_ALPHA,s1 global alpha"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "S0_GLOBAL_ALPHA,s0 global alpha"
|
|
newline
|
|
bitfld.long 0x00 13. "S1_COLOR_MODE,s1 color mode" "0: S1_COLOR_MODE_0,1: S1_COLOR_MODE_1"
|
|
newline
|
|
bitfld.long 0x00 12. "S1_ALPHA_MODE,s1 alpha mode (Porter-Duff Alpha mode)" "0: S1_ALPHA_MODE_0,1: S1_ALPHA_MODE_1"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "S1_GLOBAL_ALPHA_MODE,s1 global alpha mode (Porter-Duff Global Alpha mode)" "0: S1_GLOBAL_ALPHA_MODE_0,1: S1_GLOBAL_ALPHA_MODE_1,2: S1_GLOBAL_ALPHA_MODE_2,3: S1_GLOBAL_ALPHA_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "S1_S0_FACTOR_MODE,s1 to s0 factor mode (Porter-Duff factor mode)" "0: S1_S0_FACTOR_MODE_0,1: S1_S0_FACTOR_MODE_1,2: S1_S0_FACTOR_MODE_2,3: S1_S0_FACTOR_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 6. "S0_COLOR_MODE,s0 color mode (Porter-Duff color mode)" "0: S0_COLOR_MODE_0,1: S0_COLOR_MODE_1"
|
|
newline
|
|
bitfld.long 0x00 5. "S0_ALPHA_MODE,s0 alpha mode (Porter-Duff alpha mode)" "0: S0_ALPHA_MODE_0,1: S0_ALPHA_MODE_1"
|
|
newline
|
|
bitfld.long 0x00 3.--4. "S0_GLOBAL_ALPHA_MODE,s0 global alpha mode" "0: S0_GLOBAL_ALPHA_MODE_0,1: S0_GLOBAL_ALPHA_MODE_1,2: S0_GLOBAL_ALPHA_MODE_2,3: S0_GLOBAL_ALPHA_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "S0_S1_FACTOR_MODE,s0 to s1 factor mode" "0: S0_S1_FACTOR_MODE_0,1: S0_S1_FACTOR_MODE_1,2: S0_S1_FACTOR_MODE_2,3: S0_S1_FACTOR_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 0. "PORTER_DUFF_ENABLE,Porter-Duff Enable" "0: Disabled,1: Enabled"
|
|
tree.end
|
|
endif
|
|
tree "QDC (Quadrature Decoder)"
|
|
repeat 4. (list 1. 2. 3. 4.) (list ad:0x40174000 ad:0x40178000 ad:0x4017C000 ad:0x40180000)
|
|
tree "QDC$1"
|
|
base $2
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "CTRL,Control Register"
|
|
eventfld.word 0x00 15. "HIRQ,HOME Signal Transition Interrupt Request" "0: No transition on the HOME signal has occurred,1: A transition on the HOME signal has occurred"
|
|
bitfld.word 0x00 14. "HIE,HOME Interrupt Enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.word 0x00 13. "HIP,Enable HOME to Initialize Position Counters UPOS and LPOS" "0: No action,1: HOME signal initializes the position counter"
|
|
bitfld.word 0x00 12. "HNE,Use Negative Edge of HOME Input" "0: Use positive-going edge-to-trigger..,1: Use negative-going edge-to-trigger.."
|
|
newline
|
|
bitfld.word 0x00 11. "SWIP,Software-Triggered Initialization of Position Counters UPOS and LPOS" "0: No action,1: Initialize position counter (using upper and.."
|
|
bitfld.word 0x00 10. "REV,Enable Reverse Direction Counting" "0: Count normally,1: Count in the reverse direction"
|
|
newline
|
|
bitfld.word 0x00 9. "PH1,Enable Signal Phase Count Mode" "0: Use the standard quadrature decoder where..,1: Bypass the quadrature decoder"
|
|
eventfld.word 0x00 8. "XIRQ,INDEX Pulse Interrupt Request" "0: INDEX pulse has not occurred,1: INDEX pulse has occurred"
|
|
newline
|
|
bitfld.word 0x00 7. "XIE,INDEX Pulse Interrupt Enable" "0: Disabled,1: Enabled"
|
|
bitfld.word 0x00 6. "XIP,INDEX Triggered Initialization of Position Counters UPOS and LPOS" "0: INDEX pulse does not initialize the position..,1: INDEX pulse initializes the position counter"
|
|
newline
|
|
bitfld.word 0x00 5. "XNE,Use Negative Edge of INDEX Pulse" "0: Use positive edge of INDEX pulse,1: Use negative edge of INDEX pulse"
|
|
eventfld.word 0x00 4. "DIRQ,Watchdog Timeout Interrupt Request" "0: No Watchdog timeout interrupt has occurred,1: Watchdog timeout interrupt has occurred"
|
|
newline
|
|
bitfld.word 0x00 3. "DIE,Watchdog Timeout Interrupt Enable" "0: Disabled,1: Enabled"
|
|
bitfld.word 0x00 2. "WDE,Watchdog Enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
eventfld.word 0x00 1. "CMPIRQ,Compare Interrupt Request" "0: No match has occurred (the counter does not..,1: COMP match has occurred (the counter matches.."
|
|
bitfld.word 0x00 0. "CMPIE,Compare Interrupt Enable" "0: Disabled,1: CMPIE_1"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "FILT,Input Filter Register"
|
|
bitfld.word 0x00 13.--15. "FILT_PRSC,prescaler divide IPbus clock to FILT clk" "0,1,2,3,4,5,6,7"
|
|
bitfld.word 0x00 8.--10. "FILT_CNT,Input Filter Sample Count" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.word.byte 0x00 0.--7. 1. "FILT_PER,Input Filter Sample Period"
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "WTR,Watchdog Timeout Register"
|
|
hexmask.word 0x00 0.--15. 1. "WDOG,WDOG"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "POSD,Position Difference Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSD,POSD"
|
|
rgroup.word 0x08++0x01
|
|
line.word 0x00 "POSDH,Position Difference Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSDH,POSDH"
|
|
group.word 0x0A++0x01
|
|
line.word 0x00 "REV,Revolution Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "REV,REV"
|
|
rgroup.word 0x0C++0x01
|
|
line.word 0x00 "REVH,Revolution Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "REVH,REVH"
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "UPOS,Upper Position Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "POS,POS"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "LPOS,Lower Position Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "POS,POS"
|
|
rgroup.word 0x12++0x01
|
|
line.word 0x00 "UPOSH,Upper Position Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSH,POSH"
|
|
rgroup.word 0x14++0x01
|
|
line.word 0x00 "LPOSH,Lower Position Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSH,POSH"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "UINIT,Upper Initialization Register"
|
|
hexmask.word 0x00 0.--15. 1. "INIT,INIT"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "LINIT,Lower Initialization Register"
|
|
hexmask.word 0x00 0.--15. 1. "INIT,INIT"
|
|
rgroup.word 0x1A++0x01
|
|
line.word 0x00 "IMR,Input Monitor Register"
|
|
bitfld.word 0x00 7. "FPHA,FPHA" "0,1"
|
|
bitfld.word 0x00 6. "FPHB,FPHB" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "FIND,FIND" "0,1"
|
|
bitfld.word 0x00 4. "FHOM,FHOM" "0,1"
|
|
newline
|
|
bitfld.word 0x00 3. "PHA,PHA" "0,1"
|
|
bitfld.word 0x00 2. "PHB,PHB" "0,1"
|
|
newline
|
|
bitfld.word 0x00 1. "INDEX,INDEX" "0,1"
|
|
bitfld.word 0x00 0. "HOME,HOME" "0,1"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "TST,Test Register"
|
|
bitfld.word 0x00 15. "TEN,Test Mode Enable" "0: Disabled,1: Enabled"
|
|
bitfld.word 0x00 14. "TCE,Test Counter Enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.word 0x00 13. "QDN,Quadrature Decoder Negative Signal" "0: Generates a positive quadrature decoder signal,1: Generates a negative quadrature decoder signal"
|
|
bitfld.word 0x00 8.--12. "TEST_PERIOD,TEST_PERIOD" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.word.byte 0x00 0.--7. 1. "TEST_COUNT,TEST_COUNT"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "CTRL2,Control 2 Register"
|
|
eventfld.word 0x00 11. "SABIRQ,Simultaneous PHASEA and PHASEB Change Interrupt Request" "0: No simultaneous change of PHASEA and PHASEB..,1: A simultaneous change of PHASEA and PHASEB.."
|
|
bitfld.word 0x00 10. "SABIE,Simultaneous PHASEA and PHASEB Change Interrupt Enable" "0: Disabled,1: SABIE_1"
|
|
newline
|
|
bitfld.word 0x00 9. "OUTCTL,Output Control" "0: POSMATCH pulses when a match occurs between..,1: POSMATCH pulses when the UPOS LPOS REV or.."
|
|
bitfld.word 0x00 8. "REVMOD,Revolution Counter Modulus Enable" "0: Use INDEX pulse to increment/decrement..,1: Use modulus counting roll-over/under to.."
|
|
newline
|
|
eventfld.word 0x00 7. "ROIRQ,Roll-over Interrupt Request" "0: No roll-over has occurred,1: Roll-over has occurred"
|
|
bitfld.word 0x00 6. "ROIE,Roll-over Interrupt Enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
eventfld.word 0x00 5. "RUIRQ,Roll-under Interrupt Request" "0: No roll-under has occurred,1: Roll-under has occurred"
|
|
bitfld.word 0x00 4. "RUIE,Roll-under Interrupt Enable" "0: Disabled,1: Enabled"
|
|
newline
|
|
rbitfld.word 0x00 3. "DIR,Count Direction Flag" "0: Last count was in the down direction,1: Last count was in the up direction"
|
|
bitfld.word 0x00 2. "MOD,Enable Modulo Counting" "0: Disable modulo counting,1: Enable modulo counting"
|
|
newline
|
|
bitfld.word 0x00 1. "UPDPOS,Update Position Registers" "0: No action for POSD REV UPOS and LPOS..,1: Clear POSD REV UPOS and LPOS registers on.."
|
|
bitfld.word 0x00 0. "UPDHLD,Update Hold Registers" "0: Disable updates of hold registers on the..,1: Enable updates of hold registers on the.."
|
|
group.word 0x20++0x01
|
|
line.word 0x00 "UMOD,Upper Modulus Register"
|
|
hexmask.word 0x00 0.--15. 1. "MOD,MOD"
|
|
group.word 0x22++0x01
|
|
line.word 0x00 "LMOD,Lower Modulus Register"
|
|
hexmask.word 0x00 0.--15. 1. "MOD,MOD"
|
|
group.word 0x24++0x01
|
|
line.word 0x00 "UCOMP,Upper Position Compare Register"
|
|
hexmask.word 0x00 0.--15. 1. "COMP,COMP"
|
|
group.word 0x26++0x01
|
|
line.word 0x00 "LCOMP,Lower Position Compare Register"
|
|
hexmask.word 0x00 0.--15. 1. "COMP,COMP"
|
|
rgroup.word 0x28++0x01
|
|
line.word 0x00 "LASTEDGE,Last Edge Time Register"
|
|
hexmask.word 0x00 0.--15. 1. "LASTEDGE,Last Edge Time Counter"
|
|
rgroup.word 0x2A++0x01
|
|
line.word 0x00 "LASTEDGEH,Last Edge Time Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "LASTEDGEH,Last Edge Time Hold"
|
|
rgroup.word 0x2C++0x01
|
|
line.word 0x00 "POSDPER,Position Difference Period Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSDPER,Position difference period"
|
|
rgroup.word 0x2E++0x01
|
|
line.word 0x00 "POSDPERBFR,Position Difference Period Buffer Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSDPERBFR,Position difference period buffer"
|
|
rgroup.word 0x30++0x01
|
|
line.word 0x00 "POSDPERH,Position Difference Period Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "POSDPERH,Position difference period hold"
|
|
group.word 0x32++0x01
|
|
line.word 0x00 "CTRL3,Control 3 Register"
|
|
bitfld.word 0x00 4.--7. "PRSC,Prescaler" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. "PMEN,Period measurement function enable" "0: Period measurement functions are not used,1: Period measurement functions are used"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "RDC (Resource Domain Controller)"
|
|
tree "RDC"
|
|
base ad:0x40C78000
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VIR,Version Information"
|
|
hexmask.long.byte 0x00 20.--27. 1. "NRGN,Number of Memory Regions"
|
|
hexmask.long.byte 0x00 12.--19. 1. "NPER,Number of Peripherals"
|
|
newline
|
|
hexmask.long.byte 0x00 4.--11. 1. "NMSTR,Number of Masters"
|
|
bitfld.long 0x00 0.--3. "NDID,Number of Domains" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "STAT,Status"
|
|
bitfld.long 0x00 8. "PDS,Power Domain Status" "0: Power Down Domain is OFF,1: Power Down Domain is ON"
|
|
bitfld.long 0x00 0.--3. "DID,Domain ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "INTCTRL,Interrupt and Control"
|
|
bitfld.long 0x00 0. "RCI_EN,Restoration Complete Interrupt" "0: Interrupt Disabled,1: Interrupt Enabled"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "INTSTAT,Interrupt Status"
|
|
eventfld.long 0x00 0. "INT,Interrupt Status" "0: No Interrupt Pending,1: Interrupt Pending"
|
|
repeat 12. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C )
|
|
group.long ($2+0x200)++0x03
|
|
line.long 0x00 "MDA$1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "LCK,Assignment Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 0.--1. "DID,Domain ID" "0: Master assigned to Processing Domain 0,1: Master assigned to Processing Domain 1,?..."
|
|
repeat.end
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x400)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x440)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x480)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" "59" "60" "61" "62" "63" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x4C0)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "64" "65" "66" "67" "68" "69" "70" "71" "72" "73" "74" "75" "76" "77" "78" "79" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x500)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "80" "81" "82" "83" "84" "85" "86" "87" "88" "89" "90" "91" "92" "93" "94" "95" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x540)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "96" "97" "98" "99" "100" "101" "102" "103" "104" "105" "106" "107" "108" "109" "110" "111" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x580)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "112" "113" "114" "115" "116" "117" "118" "119" "120" "121" "122" "123" "124" "125" "126" "127" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x5C0)++0x03
|
|
line.long 0x00 "PDAP$1,Peripheral Domain Access Permissions"
|
|
bitfld.long 0x00 31. "LCK,Peripheral Permissions Lock" "0: Not Locked,1: Locked"
|
|
bitfld.long 0x00 30. "SREQ,Semaphore Required" "0: Semaphores have no effect,1: Semaphores are enforced"
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access" "0: No Read Access,1: Read Access Allowed"
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access" "0: No Write Access,1: Write Access Allowed"
|
|
repeat.end
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x800)++0x03
|
|
line.long 0x00 "MRSA$1,Memory Region Start Address"
|
|
hexmask.long 0x00 7.--31. 1. "SADR,Start address for memory region"
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x900)++0x03
|
|
line.long 0x00 "MRSA$1,Memory Region Start Address"
|
|
hexmask.long 0x00 7.--31. 1. "SADR,Start address for memory region"
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0xA00)++0x03
|
|
line.long 0x00 "MRSA$1,Memory Region Start Address"
|
|
hexmask.long 0x00 7.--31. 1. "SADR,Start address for memory region"
|
|
repeat.end
|
|
repeat 11. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 )
|
|
group.long ($2+0xB00)++0x03
|
|
line.long 0x00 "MRSA$1,Memory Region Start Address"
|
|
hexmask.long 0x00 7.--31. 1. "SADR,Start address for memory region"
|
|
repeat.end
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x804)++0x03
|
|
line.long 0x00 "MREA$1,Memory Region End Address"
|
|
hexmask.long 0x00 7.--31. 1. "EADR,Upper bound for memory region"
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x904)++0x03
|
|
line.long 0x00 "MREA$1,Memory Region End Address"
|
|
hexmask.long 0x00 7.--31. 1. "EADR,Upper bound for memory region"
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0xA04)++0x03
|
|
line.long 0x00 "MREA$1,Memory Region End Address"
|
|
hexmask.long 0x00 7.--31. 1. "EADR,Upper bound for memory region"
|
|
repeat.end
|
|
repeat 11. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 )
|
|
group.long ($2+0xB04)++0x03
|
|
line.long 0x00 "MREA$1,Memory Region End Address"
|
|
hexmask.long 0x00 7.--31. 1. "EADR,Upper bound for memory region"
|
|
repeat.end
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x808)++0x03
|
|
line.long 0x00 "MRC$1,Memory Region Control"
|
|
bitfld.long 0x00 31. "LCK,Region Lock" "0: No Lock,1: Locked"
|
|
bitfld.long 0x00 30. "ENA,Region Enable" "0: Memory region is not defined or restricted,1: Memory boundaries domain permissions and.."
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access to Region" "0: Processing Domain 1 does not have Read access..,1: Processing Domain 1 has Read access to the.."
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access to Region" "0: Processing Domain 1 does not have Write..,1: Processing Domain 1 has Write access to the.."
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access to Region" "0: Processing Domain 0 does not have Read access..,1: Processing Domain 0 has Read access to the.."
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access to Region" "0: Processing Domain 0 does not have Write..,1: Processing Domain 0 has Write access to the.."
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x908)++0x03
|
|
line.long 0x00 "MRC$1,Memory Region Control"
|
|
bitfld.long 0x00 31. "LCK,Region Lock" "0: No Lock,1: Locked"
|
|
bitfld.long 0x00 30. "ENA,Region Enable" "0: Memory region is not defined or restricted,1: Memory boundaries domain permissions and.."
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access to Region" "0: Processing Domain 1 does not have Read access..,1: Processing Domain 1 has Read access to the.."
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access to Region" "0: Processing Domain 1 does not have Write..,1: Processing Domain 1 has Write access to the.."
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access to Region" "0: Processing Domain 0 does not have Read access..,1: Processing Domain 0 has Read access to the.."
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access to Region" "0: Processing Domain 0 does not have Write..,1: Processing Domain 0 has Write access to the.."
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0xA08)++0x03
|
|
line.long 0x00 "MRC$1,Memory Region Control"
|
|
bitfld.long 0x00 31. "LCK,Region Lock" "0: No Lock,1: Locked"
|
|
bitfld.long 0x00 30. "ENA,Region Enable" "0: Memory region is not defined or restricted,1: Memory boundaries domain permissions and.."
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access to Region" "0: Processing Domain 1 does not have Read access..,1: Processing Domain 1 has Read access to the.."
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access to Region" "0: Processing Domain 1 does not have Write..,1: Processing Domain 1 has Write access to the.."
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access to Region" "0: Processing Domain 0 does not have Read access..,1: Processing Domain 0 has Read access to the.."
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access to Region" "0: Processing Domain 0 does not have Write..,1: Processing Domain 0 has Write access to the.."
|
|
repeat.end
|
|
repeat 11. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 )
|
|
group.long ($2+0xB08)++0x03
|
|
line.long 0x00 "MRC$1,Memory Region Control"
|
|
bitfld.long 0x00 31. "LCK,Region Lock" "0: No Lock,1: Locked"
|
|
bitfld.long 0x00 30. "ENA,Region Enable" "0: Memory region is not defined or restricted,1: Memory boundaries domain permissions and.."
|
|
newline
|
|
bitfld.long 0x00 3. "D1R,Domain 1 Read Access to Region" "0: Processing Domain 1 does not have Read access..,1: Processing Domain 1 has Read access to the.."
|
|
bitfld.long 0x00 2. "D1W,Domain 1 Write Access to Region" "0: Processing Domain 1 does not have Write..,1: Processing Domain 1 has Write access to the.."
|
|
newline
|
|
bitfld.long 0x00 1. "D0R,Domain 0 Read Access to Region" "0: Processing Domain 0 does not have Read access..,1: Processing Domain 0 has Read access to the.."
|
|
bitfld.long 0x00 0. "D0W,Domain 0 Write Access to Region" "0: Processing Domain 0 does not have Write..,1: Processing Domain 0 has Write access to the.."
|
|
repeat.end
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x80C)++0x03
|
|
line.long 0x00 "MRVS$1,Memory Region Violation Status"
|
|
hexmask.long 0x00 5.--31. 1. "VADR,Violating Address"
|
|
eventfld.long 0x00 4. "AD,Access Denied" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0.--1. "VDID,Violating Domain ID" "0: Processing Domain 0,1: Processing Domain 1,?..."
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0x90C)++0x03
|
|
line.long 0x00 "MRVS$1,Memory Region Violation Status"
|
|
hexmask.long 0x00 5.--31. 1. "VADR,Violating Address"
|
|
eventfld.long 0x00 4. "AD,Access Denied" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0.--1. "VDID,Violating Domain ID" "0: Processing Domain 0,1: Processing Domain 1,?..."
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 0xB0 0xC0 0xD0 0xE0 0xF0 )
|
|
group.long ($2+0xA0C)++0x03
|
|
line.long 0x00 "MRVS$1,Memory Region Violation Status"
|
|
hexmask.long 0x00 5.--31. 1. "VADR,Violating Address"
|
|
eventfld.long 0x00 4. "AD,Access Denied" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0.--1. "VDID,Violating Domain ID" "0: Processing Domain 0,1: Processing Domain 1,?..."
|
|
repeat.end
|
|
repeat 11. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" )(list 0x00 0x10 0x20 0x30 0x40 0x50 0x60 0x70 0x80 0x90 0xA0 )
|
|
group.long ($2+0xB0C)++0x03
|
|
line.long 0x00 "MRVS$1,Memory Region Violation Status"
|
|
hexmask.long 0x00 5.--31. 1. "VADR,Violating Address"
|
|
eventfld.long 0x00 4. "AD,Access Denied" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0.--1. "VDID,Violating Domain ID" "0: Processing Domain 0,1: Processing Domain 1,?..."
|
|
repeat.end
|
|
tree.end
|
|
tree "RDC_SEMAPHORE (Resources Domain Controller Semaphore)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40C44000 ad:0x40CCC000)
|
|
tree "RDC_SEMAPHORE$1"
|
|
base $2
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF )
|
|
group.byte ($2+0x00)++0x00
|
|
line.byte 0x00 "GATE$1,Gate Register"
|
|
rbitfld.byte 0x00 4.--5. "LDOM,Read-only bits" "0: The gate is locked by domain 0,1: The gate has been locked by domain 1,?..."
|
|
bitfld.byte 0x00 0.--3. "GTFSM,Gate Finite State Machine" "0: The gate is unlocked (free),1: The gate has been locked by processor with..,2: The gate has been locked by processor with..,3: The gate has been locked by processor with..,4: The gate has been locked by processor with..,5: The gate has been locked by processor with..,6: The gate has been locked by processor with..,7: The gate has been locked by processor with..,8: The gate has been locked by processor with..,9: The gate has been locked by processor with..,10: The gate has been locked by processor with..,11: The gate has been locked by processor with..,12: The gate has been locked by processor with..,13: The gate has been locked by processor with..,14: The gate has been locked by processor with..,15: The gate has been locked by processor with.."
|
|
repeat.end
|
|
repeat 16. (strings "16" "17" "18" "19" "20" "21" "22" "23" "24" "25" "26" "27" "28" "29" "30" "31" )(list 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF )
|
|
group.byte ($2+0x10)++0x00
|
|
line.byte 0x00 "GATE$1,Gate Register"
|
|
rbitfld.byte 0x00 4.--5. "LDOM,Read-only bits" "0: The gate is locked by domain 0,1: The gate has been locked by domain 1,?..."
|
|
bitfld.byte 0x00 0.--3. "GTFSM,Gate Finite State Machine" "0: The gate is unlocked (free),1: The gate has been locked by processor with..,2: The gate has been locked by processor with..,3: The gate has been locked by processor with..,4: The gate has been locked by processor with..,5: The gate has been locked by processor with..,6: The gate has been locked by processor with..,7: The gate has been locked by processor with..,8: The gate has been locked by processor with..,9: The gate has been locked by processor with..,10: The gate has been locked by processor with..,11: The gate has been locked by processor with..,12: The gate has been locked by processor with..,13: The gate has been locked by processor with..,14: The gate has been locked by processor with..,15: The gate has been locked by processor with.."
|
|
repeat.end
|
|
repeat 16. (strings "32" "33" "34" "35" "36" "37" "38" "39" "40" "41" "42" "43" "44" "45" "46" "47" )(list 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF )
|
|
group.byte ($2+0x20)++0x00
|
|
line.byte 0x00 "GATE$1,Gate Register"
|
|
rbitfld.byte 0x00 4.--5. "LDOM,Read-only bits" "0: The gate is locked by domain 0,1: The gate has been locked by domain 1,?..."
|
|
bitfld.byte 0x00 0.--3. "GTFSM,Gate Finite State Machine" "0: The gate is unlocked (free),1: The gate has been locked by processor with..,2: The gate has been locked by processor with..,3: The gate has been locked by processor with..,4: The gate has been locked by processor with..,5: The gate has been locked by processor with..,6: The gate has been locked by processor with..,7: The gate has been locked by processor with..,8: The gate has been locked by processor with..,9: The gate has been locked by processor with..,10: The gate has been locked by processor with..,11: The gate has been locked by processor with..,12: The gate has been locked by processor with..,13: The gate has been locked by processor with..,14: The gate has been locked by processor with..,15: The gate has been locked by processor with.."
|
|
repeat.end
|
|
repeat 16. (strings "48" "49" "50" "51" "52" "53" "54" "55" "56" "57" "58" "59" "60" "61" "62" "63" )(list 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF )
|
|
group.byte ($2+0x30)++0x00
|
|
line.byte 0x00 "GATE$1,Gate Register"
|
|
rbitfld.byte 0x00 4.--5. "LDOM,Read-only bits" "0: The gate is locked by domain 0,1: The gate has been locked by domain 1,?..."
|
|
bitfld.byte 0x00 0.--3. "GTFSM,Gate Finite State Machine" "0: The gate is unlocked (free),1: The gate has been locked by processor with..,2: The gate has been locked by processor with..,3: The gate has been locked by processor with..,4: The gate has been locked by processor with..,5: The gate has been locked by processor with..,6: The gate has been locked by processor with..,7: The gate has been locked by processor with..,8: The gate has been locked by processor with..,9: The gate has been locked by processor with..,10: The gate has been locked by processor with..,11: The gate has been locked by processor with..,12: The gate has been locked by processor with..,13: The gate has been locked by processor with..,14: The gate has been locked by processor with..,15: The gate has been locked by processor with.."
|
|
repeat.end
|
|
group.word 0x42++0x01
|
|
line.word 0x00 "RSTGT_R,Reset Gate"
|
|
hexmask.word.byte 0x00 8.--15. 1. "RSTGTN,Reset Gate Number"
|
|
rbitfld.word 0x00 4.--5. "RSTGSM,Reset Gate Finite State Machine" "0: Idle waiting for the first data pattern,1: Waiting for the second data pattern,2: The 2-write sequence has completed,3: This state encoding is never used and.."
|
|
rbitfld.word 0x00 0.--3. "RSTGMS,Reset Gate Bus Master" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.word 0x42++0x01
|
|
line.word 0x00 "RSTGT_W,Reset Gate"
|
|
hexmask.word.byte 0x00 8.--15. 1. "RSTGTN,Reset Gate Number"
|
|
hexmask.word.byte 0x00 0.--7. 1. "RSTGDP,Reset Gate Data Pattern"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree.end
|
|
tree "SAI (Synchronous Audio Interface)"
|
|
tree "SAI1"
|
|
base ad:0x40404000
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Specification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter"
|
|
bitfld.long 0x00 16.--19. "FRAME,Frame Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "FIFO,FIFO Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DATALINE,Number of Datalines" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TCSR,Transmit Control"
|
|
bitfld.long 0x00 31. "TE,Transmitter Enable" "0: Transmitter is disabled,1: Transmitter is enabled or transmitter has.."
|
|
bitfld.long 0x00 30. "STOPE,Stop Enable" "0: Transmitter disabled in Stop mode,1: Transmitter enabled in Stop mode"
|
|
newline
|
|
bitfld.long 0x00 29. "DBGE,Debug Enable" "0: Transmitter is disabled in Debug mode after..,1: Transmitter is enabled in Debug mode"
|
|
bitfld.long 0x00 28. "BCE,Bit Clock Enable" "0: Transmit bit clock is disabled,1: Transmit bit clock is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "FR,FIFO Reset" "0: No effect,1: FIFO reset"
|
|
bitfld.long 0x00 24. "SR,Software Reset" "0: No effect,1: Software reset"
|
|
newline
|
|
eventfld.long 0x00 20. "WSF,Word Start Flag" "0: Start of word not detected,1: Start of word detected"
|
|
eventfld.long 0x00 19. "SEF,Sync Error Flag" "0: Sync error not detected,1: Frame sync error detected"
|
|
newline
|
|
eventfld.long 0x00 18. "FEF,FIFO Error Flag" "0: Transmit underrun not detected,1: Transmit underrun detected"
|
|
rbitfld.long 0x00 17. "FWF,FIFO Warning Flag" "0: No enabled transmit FIFO is empty,1: Enabled transmit FIFO is empty"
|
|
newline
|
|
rbitfld.long 0x00 16. "FRF,FIFO Request Flag" "0: Transmit FIFO watermark has not been reached,1: Transmit FIFO watermark has been reached"
|
|
bitfld.long 0x00 12. "WSIE,Word Start Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
newline
|
|
bitfld.long 0x00 11. "SEIE,Sync Error Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
bitfld.long 0x00 10. "FEIE,FIFO Error Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 9. "FWIE,FIFO Warning Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
bitfld.long 0x00 8. "FRIE,FIFO Request Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 1. "FWDE,FIFO Warning DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
bitfld.long 0x00 0. "FRDE,FIFO Request DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "TCR1,Transmit Configuration 1"
|
|
bitfld.long 0x00 0.--4. "TFW,Transmit FIFO Watermark" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "TCR2,Transmit Configuration 2"
|
|
bitfld.long 0x00 30. "SYNC,Synchronous Mode" "0: Asynchronous mode,1: Synchronous with receiver"
|
|
bitfld.long 0x00 29. "BCS,Bit Clock Swap" "0: Use the normal bit clock source,1: Swap the bit clock source"
|
|
newline
|
|
bitfld.long 0x00 28. "BCI,Bit Clock Input" "0: No effect,1: Internal logic is clocked as if bit clock was.."
|
|
bitfld.long 0x00 26.--27. "MSEL,MCLK Select" "0: Bus Clock selected,1: Master Clock (MCLK) 1 option selected,2: Master Clock (MCLK) 2 option selected,3: Master Clock (MCLK) 3 option selected"
|
|
newline
|
|
bitfld.long 0x00 25. "BCP,Bit Clock Polarity" "0: Bit clock is active high with drive outputs..,1: Bit clock is active low with drive outputs on.."
|
|
bitfld.long 0x00 24. "BCD,Bit Clock Direction" "0: Bit clock is generated externally in Slave mode,1: Bit clock is generated internally in Master.."
|
|
newline
|
|
bitfld.long 0x00 23. "BYP,Bit Clock Bypass" "0: Internal bit clock is generated from bit..,1: Internal bit clock is divide by one of the.."
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Bit Clock Divide"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TCR3,Transmit Configuration 3"
|
|
bitfld.long 0x00 24.--27. "CFR,Channel FIFO Reset" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "TCE,Transmit Channel Enable" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "WDFL,Word Flag Configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TCR4,Transmit Configuration 4"
|
|
bitfld.long 0x00 28. "FCONT,FIFO Continue on Error" "0: On FIFO error the SAI will continue from the..,1: On FIFO error the SAI will continue from the.."
|
|
bitfld.long 0x00 26.--27. "FCOMB,FIFO Combine Mode" "0: FIFO combine mode disabled,1: FIFO combine mode enabled on FIFO reads (from..,2: FIFO combine mode enabled on FIFO writes (by..,3: FIFO combine mode enabled on FIFO reads (from.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "FPACK,FIFO Packing Mode" "0: FIFO packing is disabled,?,2: 8-bit FIFO packing is enabled,3: 16-bit FIFO packing is enabled"
|
|
bitfld.long 0x00 16.--20. "FRSZ,Frame size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "SYWD,Sync Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 5. "CHMOD,Channel Mode" "0: TDM mode transmit data pins are tri-stated..,1: Output mode transmit data pins are never.."
|
|
newline
|
|
bitfld.long 0x00 4. "MF,MSB First" "0: LSB is transmitted first,1: MSB is transmitted first"
|
|
bitfld.long 0x00 3. "FSE,Frame Sync Early" "0: Frame sync asserts with the first bit of the..,1: Frame sync asserts one bit before the first.."
|
|
newline
|
|
bitfld.long 0x00 2. "ONDEM,On Demand Mode" "0: Internal frame sync is generated continuously,1: Internal frame sync is generated when the.."
|
|
bitfld.long 0x00 1. "FSP,Frame Sync Polarity" "0: Frame sync is active high,1: Frame sync is active low"
|
|
newline
|
|
bitfld.long 0x00 0. "FSD,Frame Sync Direction" "0: Frame sync is generated externally in Slave..,1: Frame sync is generated internally in Master.."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "TCR5,Transmit Configuration 5"
|
|
bitfld.long 0x00 24.--28. "WNW,Word N Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 16.--20. "W0W,Word 0 Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "FBT,First Bit Shifted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
repeat 4. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x20)++0x03
|
|
line.long 0x00 "TDR[$1],Transmit Data $1"
|
|
hexmask.long 0x00 0.--31. 1. "TDR,Transmit Data Register"
|
|
repeat.end
|
|
repeat 4. (increment 0 1) (increment 0 0x4)
|
|
rgroup.long ($2+0x40)++0x03
|
|
line.long 0x00 "TFR[$1],Transmit FIFO $1"
|
|
bitfld.long 0x00 31. "WCP,Write Channel Pointer" "0: No effect,1: FIFO combine is enabled for FIFO writes and.."
|
|
bitfld.long 0x00 16.--21. "WFP,Write FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "RFP,Read FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
repeat.end
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "TMR,Transmit Mask"
|
|
hexmask.long 0x00 0.--31. 1. "TWM,Transmit Word Mask"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "RCSR,Receive Control"
|
|
bitfld.long 0x00 31. "RE,Receiver Enable" "0: Receiver is disabled,1: Receiver is enabled or receiver has been.."
|
|
bitfld.long 0x00 30. "STOPE,Stop Enable" "0: Receiver disabled in Stop mode,1: Receiver enabled in Stop mode"
|
|
newline
|
|
bitfld.long 0x00 29. "DBGE,Debug Enable" "0: Receiver is disabled in Debug mode after..,1: Receiver is enabled in Debug mode"
|
|
bitfld.long 0x00 28. "BCE,Bit Clock Enable" "0: Receive bit clock is disabled,1: Receive bit clock is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "FR,FIFO Reset" "0: No effect,1: FIFO reset"
|
|
bitfld.long 0x00 24. "SR,Software Reset" "0: No effect,1: Software reset"
|
|
newline
|
|
eventfld.long 0x00 20. "WSF,Word Start Flag" "0: Start of word not detected,1: Start of word detected"
|
|
eventfld.long 0x00 19. "SEF,Sync Error Flag" "0: Sync error not detected,1: Frame sync error detected"
|
|
newline
|
|
eventfld.long 0x00 18. "FEF,FIFO Error Flag" "0: Receive overflow not detected,1: Receive overflow detected"
|
|
rbitfld.long 0x00 17. "FWF,FIFO Warning Flag" "0: No enabled receive FIFO is full,1: Enabled receive FIFO is full"
|
|
newline
|
|
rbitfld.long 0x00 16. "FRF,FIFO Request Flag" "0: Receive FIFO watermark not reached,1: Receive FIFO watermark has been reached"
|
|
bitfld.long 0x00 12. "WSIE,Word Start Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
newline
|
|
bitfld.long 0x00 11. "SEIE,Sync Error Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
bitfld.long 0x00 10. "FEIE,FIFO Error Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 9. "FWIE,FIFO Warning Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
bitfld.long 0x00 8. "FRIE,FIFO Request Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 1. "FWDE,FIFO Warning DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
bitfld.long 0x00 0. "FRDE,FIFO Request DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "RCR1,Receive Configuration 1"
|
|
bitfld.long 0x00 0.--4. "RFW,Receive FIFO Watermark" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "RCR2,Receive Configuration 2"
|
|
bitfld.long 0x00 30. "SYNC,Synchronous Mode" "0: Asynchronous mode,1: Synchronous with transmitter"
|
|
bitfld.long 0x00 29. "BCS,Bit Clock Swap" "0: Use the normal bit clock source,1: Swap the bit clock source"
|
|
newline
|
|
bitfld.long 0x00 28. "BCI,Bit Clock Input" "0: No effect,1: Internal logic is clocked as if bit clock was.."
|
|
bitfld.long 0x00 26.--27. "MSEL,MCLK Select" "0: Bus Clock selected,1: Master Clock (MCLK) 1 option selected,2: Master Clock (MCLK) 2 option selected,3: Master Clock (MCLK) 3 option selected"
|
|
newline
|
|
bitfld.long 0x00 25. "BCP,Bit Clock Polarity" "0: Bit Clock is active high with drive outputs..,1: Bit Clock is active low with drive outputs on.."
|
|
bitfld.long 0x00 24. "BCD,Bit Clock Direction" "0: Bit clock is generated externally in Slave mode,1: Bit clock is generated internally in Master.."
|
|
newline
|
|
bitfld.long 0x00 23. "BYP,Bit Clock Bypass" "0: Internal bit clock is generated from bit..,1: Internal bit clock is divide by one of the.."
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Bit Clock Divide"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "RCR3,Receive Configuration 3"
|
|
bitfld.long 0x00 24.--27. "CFR,Channel FIFO Reset" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "RCE,Receive Channel Enable" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "WDFL,Word Flag Configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "RCR4,Receive Configuration 4"
|
|
bitfld.long 0x00 28. "FCONT,FIFO Continue on Error" "0: On FIFO error the SAI will continue from the..,1: On FIFO error the SAI will continue from the.."
|
|
bitfld.long 0x00 26.--27. "FCOMB,FIFO Combine Mode" "0: FIFO combine mode disabled,1: FIFO combine mode enabled on FIFO writes..,2: FIFO combine mode enabled on FIFO reads (by..,3: FIFO combine mode enabled on FIFO writes.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "FPACK,FIFO Packing Mode" "0: FIFO packing is disabled,?,2: 8-bit FIFO packing is enabled,3: 16-bit FIFO packing is enabled"
|
|
bitfld.long 0x00 16.--20. "FRSZ,Frame Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "SYWD,Sync Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 4. "MF,MSB First" "0: LSB is received first,1: MSB is received first"
|
|
newline
|
|
bitfld.long 0x00 3. "FSE,Frame Sync Early" "0: Frame sync asserts with the first bit of the..,1: Frame sync asserts one bit before the first.."
|
|
bitfld.long 0x00 2. "ONDEM,On Demand Mode" "0: Internal frame sync is generated continuously,1: Internal frame sync is generated when the.."
|
|
newline
|
|
bitfld.long 0x00 1. "FSP,Frame Sync Polarity" "0: Frame sync is active high,1: Frame sync is active low"
|
|
bitfld.long 0x00 0. "FSD,Frame Sync Direction" "0: Frame Sync is generated externally in Slave..,1: Frame Sync is generated internally in Master.."
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "RCR5,Receive Configuration 5"
|
|
bitfld.long 0x00 24.--28. "WNW,Word N Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 16.--20. "W0W,Word 0 Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "FBT,First Bit Shifted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
repeat 4. (increment 0 1) (increment 0 0x4)
|
|
rgroup.long ($2+0xA0)++0x03
|
|
line.long 0x00 "RDR[$1],Receive Data $1"
|
|
hexmask.long 0x00 0.--31. 1. "RDR,Receive Data Register"
|
|
repeat.end
|
|
repeat 4. (increment 0 1) (increment 0 0x4)
|
|
rgroup.long ($2+0xC0)++0x03
|
|
line.long 0x00 "RFR[$1],Receive FIFO $1"
|
|
bitfld.long 0x00 16.--21. "WFP,Write FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 15. "RCP,Receive Channel Pointer" "0: No effect,1: FIFO combine is enabled for FIFO reads and.."
|
|
newline
|
|
bitfld.long 0x00 0.--5. "RFP,Read FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
repeat.end
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "RMR,Receive Mask"
|
|
hexmask.long 0x00 0.--31. 1. "RWM,Receive Word Mask"
|
|
tree.end
|
|
repeat 3. (list 2. 3. 4.) (list ad:0x40408000 ad:0x4040C000 ad:0x40C40000)
|
|
tree "SAI$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VERID,Version ID"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,Major Version Number"
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,Minor Version Number"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FEATURE,Feature Specification Number"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "PARAM,Parameter"
|
|
bitfld.long 0x00 16.--19. "FRAME,Frame Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "FIFO,FIFO Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DATALINE,Number of Datalines" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TCSR,Transmit Control"
|
|
bitfld.long 0x00 31. "TE,Transmitter Enable" "0: Transmitter is disabled,1: Transmitter is enabled or transmitter has.."
|
|
bitfld.long 0x00 30. "STOPE,Stop Enable" "0: Transmitter disabled in Stop mode,1: Transmitter enabled in Stop mode"
|
|
newline
|
|
bitfld.long 0x00 29. "DBGE,Debug Enable" "0: Transmitter is disabled in Debug mode after..,1: Transmitter is enabled in Debug mode"
|
|
bitfld.long 0x00 28. "BCE,Bit Clock Enable" "0: Transmit bit clock is disabled,1: Transmit bit clock is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "FR,FIFO Reset" "0: No effect,1: FIFO reset"
|
|
bitfld.long 0x00 24. "SR,Software Reset" "0: No effect,1: Software reset"
|
|
newline
|
|
eventfld.long 0x00 20. "WSF,Word Start Flag" "0: Start of word not detected,1: Start of word detected"
|
|
eventfld.long 0x00 19. "SEF,Sync Error Flag" "0: Sync error not detected,1: Frame sync error detected"
|
|
newline
|
|
eventfld.long 0x00 18. "FEF,FIFO Error Flag" "0: Transmit underrun not detected,1: Transmit underrun detected"
|
|
rbitfld.long 0x00 17. "FWF,FIFO Warning Flag" "0: No enabled transmit FIFO is empty,1: Enabled transmit FIFO is empty"
|
|
newline
|
|
rbitfld.long 0x00 16. "FRF,FIFO Request Flag" "0: Transmit FIFO watermark has not been reached,1: Transmit FIFO watermark has been reached"
|
|
bitfld.long 0x00 12. "WSIE,Word Start Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
newline
|
|
bitfld.long 0x00 11. "SEIE,Sync Error Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
bitfld.long 0x00 10. "FEIE,FIFO Error Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 9. "FWIE,FIFO Warning Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
bitfld.long 0x00 8. "FRIE,FIFO Request Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 1. "FWDE,FIFO Warning DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
bitfld.long 0x00 0. "FRDE,FIFO Request DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "TCR1,Transmit Configuration 1"
|
|
bitfld.long 0x00 0.--4. "TFW,Transmit FIFO Watermark" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "TCR2,Transmit Configuration 2"
|
|
bitfld.long 0x00 30. "SYNC,Synchronous Mode" "0: Asynchronous mode,1: Synchronous with receiver"
|
|
bitfld.long 0x00 29. "BCS,Bit Clock Swap" "0: Use the normal bit clock source,1: Swap the bit clock source"
|
|
newline
|
|
bitfld.long 0x00 28. "BCI,Bit Clock Input" "0: No effect,1: Internal logic is clocked as if bit clock was.."
|
|
bitfld.long 0x00 26.--27. "MSEL,MCLK Select" "0: Bus Clock selected,1: Master Clock (MCLK) 1 option selected,2: Master Clock (MCLK) 2 option selected,3: Master Clock (MCLK) 3 option selected"
|
|
newline
|
|
bitfld.long 0x00 25. "BCP,Bit Clock Polarity" "0: Bit clock is active high with drive outputs..,1: Bit clock is active low with drive outputs on.."
|
|
bitfld.long 0x00 24. "BCD,Bit Clock Direction" "0: Bit clock is generated externally in Slave mode,1: Bit clock is generated internally in Master.."
|
|
newline
|
|
bitfld.long 0x00 23. "BYP,Bit Clock Bypass" "0: Internal bit clock is generated from bit..,1: Internal bit clock is divide by one of the.."
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Bit Clock Divide"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TCR3,Transmit Configuration 3"
|
|
bitfld.long 0x00 16. "TCE,Transmit Channel Enable" "0,1"
|
|
bitfld.long 0x00 0.--4. "WDFL,Word Flag Configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TCR4,Transmit Configuration 4"
|
|
bitfld.long 0x00 28. "FCONT,FIFO Continue on Error" "0: On FIFO error the SAI will continue from the..,1: On FIFO error the SAI will continue from the.."
|
|
bitfld.long 0x00 24.--25. "FPACK,FIFO Packing Mode" "0: FIFO packing is disabled,?,2: 8-bit FIFO packing is enabled,3: 16-bit FIFO packing is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "FRSZ,Frame size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 8.--12. "SYWD,Sync Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 5. "CHMOD,Channel Mode" "0: TDM mode transmit data pins are tri-stated..,1: Output mode transmit data pins are never.."
|
|
bitfld.long 0x00 4. "MF,MSB First" "0: LSB is transmitted first,1: MSB is transmitted first"
|
|
newline
|
|
bitfld.long 0x00 3. "FSE,Frame Sync Early" "0: Frame sync asserts with the first bit of the..,1: Frame sync asserts one bit before the first.."
|
|
bitfld.long 0x00 2. "ONDEM,On Demand Mode" "0: Internal frame sync is generated continuously,1: Internal frame sync is generated when the.."
|
|
newline
|
|
bitfld.long 0x00 1. "FSP,Frame Sync Polarity" "0: Frame sync is active high,1: Frame sync is active low"
|
|
bitfld.long 0x00 0. "FSD,Frame Sync Direction" "0: Frame sync is generated externally in Slave..,1: Frame sync is generated internally in Master.."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "TCR5,Transmit Configuration 5"
|
|
bitfld.long 0x00 24.--28. "WNW,Word N Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 16.--20. "W0W,Word 0 Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "FBT,First Bit Shifted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "TDR0,Transmit Data"
|
|
hexmask.long 0x00 0.--31. 1. "TDR,Transmit Data Register"
|
|
rgroup.long 0x40++0x03
|
|
line.long 0x00 "TFR0,Transmit FIFO"
|
|
bitfld.long 0x00 16.--21. "WFP,Write FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 0.--5. "RFP,Read FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "TMR,Transmit Mask"
|
|
hexmask.long 0x00 0.--31. 1. "TWM,Transmit Word Mask"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "RCSR,Receive Control"
|
|
bitfld.long 0x00 31. "RE,Receiver Enable" "0: Receiver is disabled,1: Receiver is enabled or receiver has been.."
|
|
bitfld.long 0x00 30. "STOPE,Stop Enable" "0: Receiver disabled in Stop mode,1: Receiver enabled in Stop mode"
|
|
newline
|
|
bitfld.long 0x00 29. "DBGE,Debug Enable" "0: Receiver is disabled in Debug mode after..,1: Receiver is enabled in Debug mode"
|
|
bitfld.long 0x00 28. "BCE,Bit Clock Enable" "0: Receive bit clock is disabled,1: Receive bit clock is enabled"
|
|
newline
|
|
bitfld.long 0x00 25. "FR,FIFO Reset" "0: No effect,1: FIFO reset"
|
|
bitfld.long 0x00 24. "SR,Software Reset" "0: No effect,1: Software reset"
|
|
newline
|
|
eventfld.long 0x00 20. "WSF,Word Start Flag" "0: Start of word not detected,1: Start of word detected"
|
|
eventfld.long 0x00 19. "SEF,Sync Error Flag" "0: Sync error not detected,1: Frame sync error detected"
|
|
newline
|
|
eventfld.long 0x00 18. "FEF,FIFO Error Flag" "0: Receive overflow not detected,1: Receive overflow detected"
|
|
rbitfld.long 0x00 17. "FWF,FIFO Warning Flag" "0: No enabled receive FIFO is full,1: Enabled receive FIFO is full"
|
|
newline
|
|
rbitfld.long 0x00 16. "FRF,FIFO Request Flag" "0: Receive FIFO watermark not reached,1: Receive FIFO watermark has been reached"
|
|
bitfld.long 0x00 12. "WSIE,Word Start Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
newline
|
|
bitfld.long 0x00 11. "SEIE,Sync Error Interrupt Enable" "0: Disables interrupt,1: Enables interrupt"
|
|
bitfld.long 0x00 10. "FEIE,FIFO Error Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 9. "FWIE,FIFO Warning Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
bitfld.long 0x00 8. "FRIE,FIFO Request Interrupt Enable" "0: Disables the interrupt,1: Enables the interrupt"
|
|
newline
|
|
bitfld.long 0x00 1. "FWDE,FIFO Warning DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
bitfld.long 0x00 0. "FRDE,FIFO Request DMA Enable" "0: Disables the DMA request,1: Enables the DMA request"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "RCR1,Receive Configuration 1"
|
|
bitfld.long 0x00 0.--4. "RFW,Receive FIFO Watermark" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "RCR2,Receive Configuration 2"
|
|
bitfld.long 0x00 30. "SYNC,Synchronous Mode" "0: Asynchronous mode,1: Synchronous with transmitter"
|
|
bitfld.long 0x00 29. "BCS,Bit Clock Swap" "0: Use the normal bit clock source,1: Swap the bit clock source"
|
|
newline
|
|
bitfld.long 0x00 28. "BCI,Bit Clock Input" "0: No effect,1: Internal logic is clocked as if bit clock was.."
|
|
bitfld.long 0x00 26.--27. "MSEL,MCLK Select" "0: Bus Clock selected,1: Master Clock (MCLK) 1 option selected,2: Master Clock (MCLK) 2 option selected,3: Master Clock (MCLK) 3 option selected"
|
|
newline
|
|
bitfld.long 0x00 25. "BCP,Bit Clock Polarity" "0: Bit Clock is active high with drive outputs..,1: Bit Clock is active low with drive outputs on.."
|
|
bitfld.long 0x00 24. "BCD,Bit Clock Direction" "0: Bit clock is generated externally in Slave mode,1: Bit clock is generated internally in Master.."
|
|
newline
|
|
bitfld.long 0x00 23. "BYP,Bit Clock Bypass" "0: Internal bit clock is generated from bit..,1: Internal bit clock is divide by one of the.."
|
|
hexmask.long.byte 0x00 0.--7. 1. "DIV,Bit Clock Divide"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "RCR3,Receive Configuration 3"
|
|
bitfld.long 0x00 16. "RCE,Receive Channel Enable" "0,1"
|
|
bitfld.long 0x00 0.--4. "WDFL,Word Flag Configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "RCR4,Receive Configuration 4"
|
|
bitfld.long 0x00 28. "FCONT,FIFO Continue on Error" "0: On FIFO error the SAI will continue from the..,1: On FIFO error the SAI will continue from the.."
|
|
bitfld.long 0x00 24.--25. "FPACK,FIFO Packing Mode" "0: FIFO packing is disabled,?,2: 8-bit FIFO packing is enabled,3: 16-bit FIFO packing is enabled"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "FRSZ,Frame Size" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 8.--12. "SYWD,Sync Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4. "MF,MSB First" "0: LSB is received first,1: MSB is received first"
|
|
bitfld.long 0x00 3. "FSE,Frame Sync Early" "0: Frame sync asserts with the first bit of the..,1: Frame sync asserts one bit before the first.."
|
|
newline
|
|
bitfld.long 0x00 2. "ONDEM,On Demand Mode" "0: Internal frame sync is generated continuously,1: Internal frame sync is generated when the.."
|
|
bitfld.long 0x00 1. "FSP,Frame Sync Polarity" "0: Frame sync is active high,1: Frame sync is active low"
|
|
newline
|
|
bitfld.long 0x00 0. "FSD,Frame Sync Direction" "0: Frame Sync is generated externally in Slave..,1: Frame Sync is generated internally in Master.."
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "RCR5,Receive Configuration 5"
|
|
bitfld.long 0x00 24.--28. "WNW,Word N Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 16.--20. "W0W,Word 0 Width" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 8.--12. "FBT,First Bit Shifted" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
rgroup.long 0xA0++0x03
|
|
line.long 0x00 "RDR0,Receive Data"
|
|
hexmask.long 0x00 0.--31. 1. "RDR,Receive Data Register"
|
|
rgroup.long 0xC0++0x03
|
|
line.long 0x00 "RFR0,Receive FIFO"
|
|
bitfld.long 0x00 16.--21. "WFP,Write FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 0.--5. "RFP,Read FIFO Pointer" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "RMR,Receive Mask"
|
|
hexmask.long 0x00 0.--31. 1. "RWM,Receive Word Mask"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
sif cpuis("IMXRT1173-CM7")||cpuis("IMXRT1171")||cpuis("IMXRT1172")||cpuis("IMXRT1175-CM7")||cpuis("IMXRT1176-CM7")
|
|
tree "SCB (System Control Block)"
|
|
base ad:0xE000E000
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ACTLR,Auxiliary Control Register"
|
|
bitfld.long 0x00 28. "DISFPUISSOPT,Disables critical AXI read-under" "0: Normal operation,?..."
|
|
newline
|
|
bitfld.long 0x00 27. "DISCRITAXIRUW,Disables critical AXI read-under" "0: Normal operation,1: AXI reads to DEV/SO memory"
|
|
newline
|
|
bitfld.long 0x00 26. "DISDYNADD,Disables dynamic allocation of ADD and SUB instructions" "0: Normal operation,1: All ADD and SUB instructions are resolved in.."
|
|
newline
|
|
bitfld.long 0x00 21.--25. "DISISSCH1,Disables dual-issued" "0: Normal operation,1: Nothing can be dual-issued when this..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--20. "DISDI,Disables dual-issued" "0: Normal operation,1: Nothing can be dual-issued when this..,?..."
|
|
newline
|
|
bitfld.long 0x00 15. "DISCRITAXIRUR,Disables critical AXI Read-Under-Read" "0: Normal operation,1: An AXI read to Strongly-Ordered or Device.."
|
|
newline
|
|
bitfld.long 0x00 14. "DISBTACALLOC,Disables BTAC allocate" "0: Normal operation,1: No new entries are allocated in Branch Target.."
|
|
newline
|
|
bitfld.long 0x00 13. "DISBTACREAD,Disables BTAC" "0: Normal operation,1: BTAC is not used and only static branch.."
|
|
newline
|
|
bitfld.long 0x00 12. "DISITMATBFLUSH,Disables ITM and DWT ATB flush" "?,1: ITM and DWT ATB flush disabled this bit is.."
|
|
newline
|
|
bitfld.long 0x00 11. "DISRAMODE,Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions" "0: Normal operation,1: Dynamic disabled"
|
|
newline
|
|
bitfld.long 0x00 10. "FPEXCODIS,Disables FPU exception outputs" "0: Normal operation,1: FPU exception outputs are disabled"
|
|
newline
|
|
bitfld.long 0x00 2. "DISFOLD,Disables folding of IT instructions" "0: Normal operation,?..."
|
|
rgroup.long 0xD00++0x03
|
|
line.long 0x00 "CPUID,CPUID Base Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. "IMPLEMENTER,Implementer code"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "VARIANT,Indicates processor revision" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "ARCHITECTURE,ARCHITECTURE" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.word 0x00 4.--15. 1. "PARTNO,Indicates part number"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "REVISION,Indicates patch release" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0xD04++0x03
|
|
line.long 0x00 "ICSR,Interrupt Control and State Register"
|
|
bitfld.long 0x00 31. "NMIPENDSET,NMI set-pending bit" "0: write: no effect read: NMI exception is not..,1: write: changes NMI exception state to pending.."
|
|
newline
|
|
bitfld.long 0x00 28. "PENDSVSET,PendSV set-pending bit" "0: write: no effect read: PendSV exception is..,1: write: changes PendSV exception state to.."
|
|
newline
|
|
bitfld.long 0x00 27. "PENDSVCLR,PendSV clear-pending bit" "0: PENDSVCLR_0,1: removes the pending state from the PendSV.."
|
|
newline
|
|
bitfld.long 0x00 26. "PENDSTSET,SysTick exception set-pending bit" "0: write: no effect read: SysTick exception is..,1: write: changes SysTick exception state to.."
|
|
newline
|
|
bitfld.long 0x00 25. "PENDSTCLR,SysTick exception clear-pending bit" "0: PENDSTCLR_0,1: removes the pending state from the SysTick.."
|
|
newline
|
|
rbitfld.long 0x00 22. "ISRPENDING,Interrupt pending flag excluding NMI and Faults" "0: No external interrupt pending,1: External interrupt pending"
|
|
newline
|
|
hexmask.long.word 0x00 12.--20. 1. "VECTPENDING,Exception number of the highest priority pending enabled exception"
|
|
newline
|
|
rbitfld.long 0x00 11. "RETTOBASE,Indicates whether there are preempted active exceptions" "0: there are preempted active exceptions to..,1: there are no active exceptions or the.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--8. 1. "VECTACTIVE,Active exception number"
|
|
group.long 0xD08++0x03
|
|
line.long 0x00 "VTOR,Vector Table Offset Register"
|
|
hexmask.long 0x00 7.--31. 1. "TBLOFF,Vector table base offset"
|
|
group.long 0xD0C++0x03
|
|
line.long 0x00 "AIRCR,Application Interrupt and Reset Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "VECTKEY,Register key"
|
|
newline
|
|
rbitfld.long 0x00 15. "ENDIANNESS,Data endianness" "0: Little-endian,1: ENDIANNESS_1"
|
|
newline
|
|
bitfld.long 0x00 8.--10. "PRIGROUP,Interrupt priority grouping field" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 2. "SYSRESETREQ,System reset request" "0: no system reset request,1: asserts a signal to the outer system that.."
|
|
newline
|
|
bitfld.long 0x00 1. "VECTCLRACTIVE,Writing 1 to this bit clears all active state information for fixed and configurable exceptions" "0: VECTCLRACTIVE_0,1: Clears all active state information for fixed.."
|
|
newline
|
|
bitfld.long 0x00 0. "VECTRESET,Writing 1 to this bit causes a local system reset" "0: VECTRESET_0,1: Causes a local system reset"
|
|
group.long 0xD10++0x03
|
|
line.long 0x00 "SCR,System Control Register"
|
|
bitfld.long 0x00 4. "SEVONPEND,Send Event on Pending bit" "0: only enabled interrupts or events can wakeup..,1: enabled events and all interrupts including.."
|
|
newline
|
|
bitfld.long 0x00 2. "SLEEPDEEP,Controls whether the processor uses sleep or deep sleep as its low power mode" "0: SLEEPDEEP_0,1: SLEEPDEEP_1"
|
|
newline
|
|
bitfld.long 0x00 1. "SLEEPONEXIT,Indicates sleep-on-exit when returning from Handler mode to Thread mode" "0: o not sleep when returning to Thread mode,1: enter sleep or deep sleep on return from an ISR"
|
|
group.long 0xD14++0x03
|
|
line.long 0x00 "CCR,Configuration and Control Register"
|
|
rbitfld.long 0x00 18. "BP,Always reads-as-one" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "IC,Enables L1 instruction cache" "0: L1 instruction cache disabled,1: L1 instruction cache enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "DC,Enables L1 data cache" "0: L1 data cache disabled,1: L1 data cache enabled"
|
|
newline
|
|
bitfld.long 0x00 9. "STKALIGN,Indicates stack alignment on exception entry" "0: 4-byte aligned,1: 8-byte aligned"
|
|
newline
|
|
bitfld.long 0x00 8. "BFHFNMIGN,Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions" "0: data bus faults caused by load and store..,1: handlers running at priority -1 and -2 ignore.."
|
|
newline
|
|
bitfld.long 0x00 4. "DIV_0_TRP,Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0" "0: do not trap divide by 0,1: trap divide by 0"
|
|
newline
|
|
bitfld.long 0x00 3. "UNALIGN_TRP,Enables unaligned access traps" "0: do not trap unaligned halfword and word..,1: trap unaligned halfword and word accesses"
|
|
newline
|
|
bitfld.long 0x00 1. "USERSETMPEND,Enables unprivileged software access to the STIR" "0: USERSETMPEND_0,1: USERSETMPEND_1"
|
|
newline
|
|
bitfld.long 0x00 0. "NONBASETHRDENA,Indicates how the processor enters Thread mode" "0: processor can enter Thread mode only when no..,1: processor can enter Thread mode from any.."
|
|
group.long 0xD18++0x03
|
|
line.long 0x00 "SHPR1,System Handler Priority Register 1"
|
|
hexmask.long.byte 0x00 16.--23. 1. "PRI_6,Priority of system handler 6 UsageFault"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "PRI_5,Priority of system handler 5 BusFault"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "PRI_4,Priority of system handler 4 MemManage"
|
|
group.long 0xD1C++0x03
|
|
line.long 0x00 "SHPR2,System Handler Priority Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "PRI_11,Priority of system handler 11 SVCall"
|
|
group.long 0xD20++0x03
|
|
line.long 0x00 "SHPR3,System Handler Priority Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. "PRI_15,Priority of system handler 15 SysTick exception"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "PRI_14,Priority of system handler 14 PendSV"
|
|
group.long 0xD24++0x03
|
|
line.long 0x00 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x00 18. "USGFAULTENA,UsageFault enable bit" "0: disable the exception,1: enable the exception"
|
|
newline
|
|
bitfld.long 0x00 17. "BUSFAULTENA,BusFault enable bit" "0: disable the exception,1: enable the exception"
|
|
newline
|
|
bitfld.long 0x00 16. "MEMFAULTENA,MemManage enable bit" "0: disable the exception,1: enable the exception"
|
|
newline
|
|
bitfld.long 0x00 15. "SVCALLPENDED,SVCall pending bit" "0: exception is not pending,1: exception is pending"
|
|
newline
|
|
bitfld.long 0x00 14. "BUSFAULTPENDED,BusFault exception pending bit" "0: exception is not pending,1: exception is pending"
|
|
newline
|
|
bitfld.long 0x00 13. "MEMFAULTPENDED,MemManage exception pending bit" "0: exception is not pending,1: exception is pending"
|
|
newline
|
|
bitfld.long 0x00 12. "USGFAULTPENDED,UsageFault exception pending bit" "0: exception is not pending,1: exception is pending"
|
|
newline
|
|
bitfld.long 0x00 11. "SYSTICKACT,SysTick exception active bit" "0: exception is not active,1: exception is active"
|
|
newline
|
|
bitfld.long 0x00 10. "PENDSVACT,PendSV exception active bit" "0: exception is not active,1: exception is active"
|
|
newline
|
|
bitfld.long 0x00 8. "MONITORACT,Debug monitor active bit" "0: exception is not active,1: exception is active"
|
|
newline
|
|
bitfld.long 0x00 7. "SVCALLACT,SVCall active bit" "0: exception is not active,1: exception is active"
|
|
newline
|
|
bitfld.long 0x00 3. "USGFAULTACT,UsageFault exception active bit" "0: exception is not active,1: exception is active"
|
|
newline
|
|
bitfld.long 0x00 1. "BUSFAULTACT,BusFault exception active bit" "0: exception is not active,1: exception is active"
|
|
newline
|
|
bitfld.long 0x00 0. "MEMFAULTACT,MemManage exception active bit" "0: exception is not active,1: exception is active"
|
|
group.long 0xD28++0x03
|
|
line.long 0x00 "CFSR,Configurable Fault Status Register"
|
|
bitfld.long 0x00 25. "DIVBYZERO,Divide by zero UsageFault" "0: no divide by zero fault or divide by zero..,1: the processor has executed an SDIV or UDIV.."
|
|
newline
|
|
bitfld.long 0x00 24. "UNALIGNED,Unaligned access UsageFault" "0: no unaligned access fault or unaligned access..,1: the processor has made an unaligned memory.."
|
|
newline
|
|
bitfld.long 0x00 19. "NOCP,No coprocessor UsageFault" "0: no UsageFault caused by attempting to access..,1: the processor has attempted to access a.."
|
|
newline
|
|
bitfld.long 0x00 18. "INVPC,Invalid PC load UsageFault caused by an invalid PC load by EXC_RETURN" "0: no invalid PC load UsageFault,1: the processor has attempted an illegal load.."
|
|
newline
|
|
bitfld.long 0x00 17. "INVSTATE,Invalid state UsageFault" "0: no invalid state UsageFault,1: the processor has attempted to execute an.."
|
|
newline
|
|
bitfld.long 0x00 16. "UNDEFINSTR,Undefined instruction UsageFault" "0: no undefined instruction UsageFault,1: the processor has attempted to execute an.."
|
|
newline
|
|
bitfld.long 0x00 15. "BFARVALID,BusFault Address Register (BFAR) valid flag" "0: value in BFAR is not a valid fault address,1: BFAR holds a valid fault address"
|
|
newline
|
|
bitfld.long 0x00 13. "LSPERR,Bus fault occurred during floating-point lazy state preservation" "0: No bus fault occurred during floating-point..,1: A bus fault occurred during floating-point.."
|
|
newline
|
|
bitfld.long 0x00 12. "STKERR,BusFault on stacking for exception entry" "0: no stacking fault,1: stacking for an exception entry has caused.."
|
|
newline
|
|
bitfld.long 0x00 11. "UNSTKERR,BusFault on unstacking for a return from exception" "0: no unstacking fault,1: unstack for an exception return has caused.."
|
|
newline
|
|
bitfld.long 0x00 10. "IMPRECISERR,Imprecise data bus error" "0: no imprecise data bus error,1: a data bus error has occurred but the return.."
|
|
newline
|
|
bitfld.long 0x00 9. "PRECISERR,Precise data bus error" "0: no precise data bus error,1: a data bus error has occurred and the PC.."
|
|
newline
|
|
bitfld.long 0x00 8. "IBUSERR,Instruction bus error" "0: no instruction bus error,1: instruction bus error"
|
|
newline
|
|
bitfld.long 0x00 7. "MMARVALID,MemManage Fault Address Register (MMFAR) valid flag" "0: value in MMAR is not a valid fault address,1: MMAR holds a valid fault address"
|
|
newline
|
|
bitfld.long 0x00 5. "MLSPERR,MemManage fault occurred during floating-point lazy state preservation" "0: No MemManage fault occurred during..,1: A MemManage fault occurred during.."
|
|
newline
|
|
bitfld.long 0x00 4. "MSTKERR,MemManage fault on stacking for exception entry" "0: no stacking fault,1: stacking for an exception entry has caused.."
|
|
newline
|
|
bitfld.long 0x00 3. "MUNSTKERR,MemManage fault on unstacking for a return from exception" "0: no unstacking fault,1: unstack for an exception return has caused.."
|
|
newline
|
|
bitfld.long 0x00 1. "DACCVIOL,Data access violation flag" "0: no data access violation fault,1: the processor attempted a load or store at a.."
|
|
newline
|
|
bitfld.long 0x00 0. "IACCVIOL,Instruction access violation flag" "0: no instruction access violation fault,1: the processor attempted an instruction fetch.."
|
|
group.long 0xD2C++0x03
|
|
line.long 0x00 "HFSR,HardFault Status register"
|
|
bitfld.long 0x00 31. "DEBUGEVT,Reserved for Debug use" "0: No Debug event has occurred,1: Debug event has occurred"
|
|
newline
|
|
bitfld.long 0x00 30. "FORCED,Indicates a forced hard fault generated by escalation of a fault with configurable priority that cannot be handles either because of priority or because it is disabled" "0: no forced HardFault,1: forced HardFault"
|
|
newline
|
|
bitfld.long 0x00 1. "VECTTBL,Indicates a BusFault on a vector table read during exception processing" "0: no BusFault on vector table,1: BusFault on vector table"
|
|
group.long 0xD30++0x03
|
|
line.long 0x00 "DFSR,Debug Fault Status Register"
|
|
bitfld.long 0x00 4. "EXTERNAL,Debug event generated because of the assertion of an external debug request" "0: No external debug request debug event,1: External debug request debug event"
|
|
newline
|
|
bitfld.long 0x00 3. "VCATCH,Indicates triggering of a Vector catch" "0: No Vector catch triggered,1: Vector catch triggered"
|
|
newline
|
|
bitfld.long 0x00 2. "DWTTRAP,Debug event generated by the DWT" "0: No current debug events generated by the DWT,1: At least one current debug event generated by.."
|
|
newline
|
|
bitfld.long 0x00 1. "BKPT,Debug event generated by BKPT instruction execution or a breakpoint match in FPB" "0: No current breakpoint debug event,1: At least one current breakpoint debug event"
|
|
newline
|
|
bitfld.long 0x00 0. "HALTED,Indicates a debug event generated by either a C_HALT or C_STEP request triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1" "0: No active halt request debug event,1: Halt request debug event active"
|
|
group.long 0xD34++0x03
|
|
line.long 0x00 "MMFAR,MemManage Fault Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRESS,Address of MemManage fault location"
|
|
group.long 0xD38++0x03
|
|
line.long 0x00 "BFAR,BusFault Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDRESS,Address of the BusFault location"
|
|
rgroup.long 0xD40++0x03
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 12.--15. "STATE3,ARMv7-M unused" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "STATE2,ARMv7-M unused" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "STATE1,Thumb instruction set support" "0: The processor does not support the ARM..,1: ARMv7-M unused,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "STATE0,ARM instruction set support" "0: ARMv7-M unused,1: ARMv7-M unused,2: ARMv7-M unused,3: Support for Thumb encoding including Thumb-2..,?..."
|
|
rgroup.long 0xD44++0x03
|
|
line.long 0x00 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x00 8.--11. "PROGMODEL,M profile programmers' model" "0: ARMv7-M unused,?,2: Two-stack programmers' model supported,?..."
|
|
rgroup.long 0xD48++0x03
|
|
line.long 0x00 "ID_DFR0,Debug Feature Register"
|
|
bitfld.long 0x00 20.--23. "DEBUGMODEL,Support for memory-mapped debug model for M profile processors" "0: Not supported,1: Support for M profile Debug architecture with..,?..."
|
|
rgroup.long 0xD4C++0x03
|
|
line.long 0x00 "ID_AFR0,Auxiliary Feature Register"
|
|
bitfld.long 0x00 12.--15. "IMPLEMENTATION_DEFINED3,Gives information about the IMPLEMENTATION DEFINED features of a processor implementation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "IMPLEMENTATION_DEFINED2,Gives information about the IMPLEMENTATION DEFINED features of a processor implementation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "IMPLEMENTATION_DEFINED1,Gives information about the IMPLEMENTATION DEFINED features of a processor implementation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "IMPLEMENTATION_DEFINED0,Gives information about the IMPLEMENTATION DEFINED features of a processor implementation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xD50++0x03
|
|
line.long 0x00 "ID_MMFR0,Memory Model Feature Register 0"
|
|
bitfld.long 0x00 20.--23. "AUXILIARY_REGISTERS,Indicates the support for Auxiliary registers" "0: AUXILIARY_REGISTERS_0,1: Support for Auxiliary Control Register only,2: AUXILIARY_REGISTERS_2,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TCM_SUPPORT,Indicates the support for Tightly Coupled Memory" "0: No tightly coupled memories implemented,1: Tightly coupled memories implemented with..,2: ARMv7-M unused,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "SHAREABILITY_LEVELS,Indicates the number of shareability levels implemented" "0: One level of shareability implemented,1: SHAREABILITY_LEVELS_1,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "OUTERMOST_SHAREABILITY,Indicates the outermost shareability domain implemented" "0: Implemented as Non-cacheable,1: OUTERMOST_SHAREABILITY_1,2: OUTERMOST_SHAREABILITY_2,3: OUTERMOST_SHAREABILITY_3,4: OUTERMOST_SHAREABILITY_4,5: OUTERMOST_SHAREABILITY_5,6: OUTERMOST_SHAREABILITY_6,7: OUTERMOST_SHAREABILITY_7,8: OUTERMOST_SHAREABILITY_8,9: OUTERMOST_SHAREABILITY_9,10: OUTERMOST_SHAREABILITY_10,11: OUTERMOST_SHAREABILITY_11,12: OUTERMOST_SHAREABILITY_12,13: OUTERMOST_SHAREABILITY_13,14: OUTERMOST_SHAREABILITY_14,15: OUTERMOST_SHAREABILITY_15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "PMSASUPPORT,Indicates support for a PMSA" "0: PMSASUPPORT_0,1: ARMv7-M unused,2: ARMv7-M unused,3: PMSAv7 providing support for a base region..,?..."
|
|
rgroup.long 0xD54++0x03
|
|
line.long 0x00 "ID_MMFR1,Memory Model Feature Register 1"
|
|
hexmask.long 0x00 0.--31. 1. "ID_MMFR1,Gives information about the implemented memory model and memory management support"
|
|
rgroup.long 0xD58++0x03
|
|
line.long 0x00 "ID_MMFR2,Memory Model Feature Register 2"
|
|
bitfld.long 0x00 24.--27. "WFI_STALL,Indicates the support for Wait For Interrupt (WFI) stalling" "0: Not supported,1: Support for WFI stalling,?..."
|
|
rgroup.long 0xD5C++0x03
|
|
line.long 0x00 "ID_MMFR3,Memory Model Feature Register 3"
|
|
hexmask.long 0x00 0.--31. 1. "ID_MMFR3,Gives information about the implemented memory model and memory management support"
|
|
rgroup.long 0xD60++0x03
|
|
line.long 0x00 "ID_ISAR0,Instruction Set Attributes Register 0"
|
|
bitfld.long 0x00 24.--27. "DIVIDE_INSTRS,Indicates the supported Divide instructions" "0: None supported ARMv7-M unused,1: Adds support for the SDIV and UDIV instructions,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "DEBUG_INSTRS,Indicates the supported Debug instructions" "0: None supported ARMv7-M unused,1: Adds support for the BKPT instruction,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "COPROC_INSTRS,Indicates the supported Coprocessor instructions" "0: None supported except for separately..,1: Adds support for generic CDP LDC MCR MRC and..,2: As for 1 and adds support for generic CDP2..,3: As for 2 and adds support for generic MCRR..,4: As for 3 and adds support for generic MCRR2..,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "CMPBRANCH_INSTRS,Indicates the supported combined Compare and Branch instructions" "0: None supported ARMv7-M unused,1: Adds support for the CBNZ and CBZ instructions,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "BITFIELD_INSTRS,Indicates the supported BitField instructions" "0: None supported ARMv7-M unused,1: Adds support for the BFC BFI SBFX and UBFX..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "BITCOUNT_INSTRS,Indicates the supported Bit Counting instructions" "0: None supported ARMv7-M unused,1: Adds support for the CLZ instruction,?..."
|
|
rgroup.long 0xD64++0x03
|
|
line.long 0x00 "ID_ISAR1,Instruction Set Attributes Register 1"
|
|
bitfld.long 0x00 24.--27. "INTERWORK_INSTRS,Indicates the supported Interworking instructions" "0: None supported ARMv7-M unused,1: Adds support for the BX instruction and the T..,2: As for 1 and adds support for the BLX..,3: INTERWORK_INSTRS_3,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "IMMEDIATE_INSTRS,Indicates the support for data-processing instructions with long immediate" "0: None supported ARMv7-M unused,1: Adds support for the ADDW MOVW MOVT and SUBW..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "IFTHEN_INSTRS,Indicates the supported IfThen instructions" "0: None supported ARMv7-M unused,1: Adds support for the IT instructions and for..,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "EXTEND_INSTRS,Indicates the supported Extend instructions" "0: None supported ARMv7-M unused,1: Adds support for the SXTB SXTH UXTB and UXTH..,2: As for 1 and adds support for the SXTAB..,?..."
|
|
rgroup.long 0xD68++0x03
|
|
line.long 0x00 "ID_ISAR2,Instruction Set Attributes Register 2"
|
|
bitfld.long 0x00 28.--31. "REVERSAL_INSTRS,Indicates the supported Reversal instructions" "0: None supported ARMv7-M unused,1: Adds support for the REV REV16 and REVSH..,2: As for 1 and adds support for the RBIT..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "MULTU_INSTRS,Indicates the supported advanced unsigned Multiply instructions" "0: None supported ARMv7-M unused,1: Adds support for the UMULL and UMLAL..,2: As for 1 and adds support for the UMAAL..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "MULTS_INSTRS,Indicates the supported advanced signed Multiply instructions" "0: None supported ARMv7-M unused,1: Adds support for the SMULL and SMLAL..,2: As for 1 and adds support for the SMLABB..,3: As for 2 and adds support for the SMLAD..,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MULT_INSTRS,Indicates the supported additional Multiply instructions" "0: None supported,1: Adds support for the MLA instruction ARMv7-M..,2: As for 1 and adds support for the MLS..,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "MULTIACCESSINT_INSTRS,Indicates the support for multi-access interruptible instructions" "0: None supported,1: LDM and STM instructions are restartable,2: LDM and STM instructions are continuable,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "MEMHINT_INSTRS,Indicates the supported Memory Hint instructions" "0: None supported ARMv7-M unused,1: Adds support for the PLD instruction ARMv7-M..,2: As for 1 ARMv7-M unused,3: As for 1 or 2 and adds support for the PLI..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "LOADSTORE_INSTRS,Indicates the supported additional load and store instructions" "0: None supported ARMv7-M unused,1: Adds support for the LDRD and STRD instructions,?..."
|
|
rgroup.long 0xD6C++0x03
|
|
line.long 0x00 "ID_ISAR3,Instruction Set Attributes Register 3"
|
|
bitfld.long 0x00 24.--27. "TRUENOP_INSTRS,Indicates the supported non flag-setting MOV instructions" "0: None supported ARMv7-M unused,1: Adds support for encoding T1 of the MOV..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "THUMBCOPY_INSTRS,Indicates the supported non flag-setting MOV instructions" "0: None supported ARMv7-M unused,1: Adds support for encoding T1 of the MOV..,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "TABBRANCH_INSTRS,Indicates the supported Table Branch instructions" "0: None supported ARMv7-M unused,1: Adds support for the TBB and TBH instructions,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--15. "SYNCHPRIM_INSTRS,Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synchronization Primitives" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "SVC_INSTRS,Indicates the supported SVC instructions" "0: None supported ARMv7-M unused,1: Adds support for the SVC instruction,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "SIMD_INSTRS,Indicates the supported SIMD instructions" "0: None supported ARMv7-M unused,1: Adds support for the SSAT and USAT..,?,3: As for 1 and adds support for the PKHBT PKHTB..,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "SATURATE_INSTRS,Indicates the supported Saturate instructions" "0: SATURATE_INSTRS_0,1: Adds support for the QADD QDADD QDSUB and..,?..."
|
|
rgroup.long 0xD70++0x03
|
|
line.long 0x00 "ID_ISAR4,Instruction Set Attributes Register 4"
|
|
bitfld.long 0x00 24.--27. "PSR_M_INSTRS,Indicates the supported M profile instructions to modify the PSRs" "0: None supported ARMv7-M unused,1: Adds support for the M-profile forms of the..,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "SYNCHPRIM_INSTRS_FRAC,Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported Synchronization Primitives" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "BARRIER_INSTRS,Indicates the supported Barrier instructions" "0: None supported ARMv7-M unused,1: Adds support for the DMB DSB and ISB barrier..,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "WRITEBACK_INSTRS,Indicates the support for Writeback addressing modes" "0: Basic support,1: Adds support for all of the writeback..,?..."
|
|
newline
|
|
bitfld.long 0x00 4.--7. "WITHSHIFTS_INSTRS,Indicates the support for instructions with shifts" "0: Nonzero shifts supported only in MOV and..,1: Adds support for shifts of loads and stores..,?,3: As for 1 and adds support for other constant..,4: WITHSHIFTS_INSTRS_4,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--3. "UNPRIV_INSTRS,Indicates the supported unprivileged instructions" "0: None supported ARMv7-M unused,1: Adds support for the LDRBT LDRT STRBT and..,2: As for 1 and adds support for the LDRHT..,?..."
|
|
rgroup.long 0xD78++0x03
|
|
line.long 0x00 "CLIDR,Cache Level ID register"
|
|
bitfld.long 0x00 27.--29. "LOU,Level of Unification for the cache hierarchy" "0: LOU_0,1: LOU_1,2: LOU_2,3: LOU_3,4: LOU_4,5: LOU_5,6: LOU_6,7: LOU_7"
|
|
newline
|
|
bitfld.long 0x00 24.--26. "LOC,Level of Coherency for the cache hierarchy" "0: LOC_0,1: LOC_1,2: LOC_2,3: LOC_3,4: LOC_4,5: LOC_5,6: LOC_6,7: LOC_7"
|
|
newline
|
|
bitfld.long 0x00 21.--23. "LOUIS,Level of Unification Inner Shareable for the cache hierarchy" "0: LOUIS_0,1: LOUIS_1,2: LOUIS_2,3: LOUIS_3,4: LOUIS_4,5: LOUIS_5,6: LOUIS_6,7: LOUIS_7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "CL7,Indicate the type of cache implemented at level 7" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
newline
|
|
bitfld.long 0x00 15.--17. "CL6,Indicate the type of cache implemented at level 6" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. "CL5,Indicate the type of cache implemented at level 5" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
newline
|
|
bitfld.long 0x00 9.--11. "CL4,Indicate the type of cache implemented at level 4" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
newline
|
|
bitfld.long 0x00 6.--8. "CL3,Indicate the type of cache implemented at level 3" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
newline
|
|
bitfld.long 0x00 3.--5. "CL2,Indicate the type of cache implemented at level 2" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "CL1,Indicate the type of cache implemented at level 1" "0: No cache,1: Instruction cache only,2: Data cache only,3: Separate instruction and data caches,4: Unified cache,?..."
|
|
rgroup.long 0xD7C++0x03
|
|
line.long 0x00 "CTR,Cache Type register"
|
|
bitfld.long 0x00 29.--31. "FORMAT,Indicates the implemented CTR format" "?,?,?,?,4: ARMv7 format,?..."
|
|
newline
|
|
bitfld.long 0x00 24.--27. "CWG,Cache Write-back Granule" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "ERG,Exclusives Reservation Granule" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DMINLINE,Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "IMINLINE,Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0xD80++0x03
|
|
line.long 0x00 "CCSIDR,Cache Size ID Register"
|
|
bitfld.long 0x00 31. "WT,Indicates whether the cache level supports write-through" "0: Feature not supported,1: Feature supported"
|
|
newline
|
|
bitfld.long 0x00 30. "WB,Indicates whether the cache level supports write-back" "0: Feature not supported,1: Feature supported"
|
|
newline
|
|
bitfld.long 0x00 29. "RA,Indicates whether the cache level supports read-allocation" "0: Feature not supported,1: Feature supported"
|
|
newline
|
|
bitfld.long 0x00 28. "WA,Indicates whether the cache level supports write-allocation" "0: Feature not supported,1: Feature supported"
|
|
newline
|
|
hexmask.long.word 0x00 13.--27. 1. "NUMSETS,(Number of sets in cache) - 1 therefore a value of 0 indicates 1 set in the cache"
|
|
newline
|
|
hexmask.long.word 0x00 3.--12. 1. "ASSOCIATIVITY,(Associativity of cache) - 1 therefore a value of 0 indicates an associativity of 1"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "LINESIZE,(Log2(Number of words in cache line)) - 2" "0: The line length of 4 words,1: The line length of 8 words,2: The line length of 16 words,3: The line length of 32 words,4: The line length of 64 words,5: The line length of 128 words,6: The line length of 256 words,7: The line length of 512 words"
|
|
group.long 0xD84++0x03
|
|
line.long 0x00 "CSSELR,Cache Size Selection Register"
|
|
bitfld.long 0x00 1.--3. "LEVEL,Cache level of required cache" "0: Level 1 cache,1: Level 2 cache,2: Level 3 cache,3: Level 4 cache,4: Level 5 cache,5: Level 6 cache,6: Level 7 cache,?..."
|
|
newline
|
|
bitfld.long 0x00 0. "IND,Instruction not data bit" "0: Data or unified cache,1: Instruction cache"
|
|
group.long 0xD88++0x03
|
|
line.long 0x00 "CPACR,Coprocessor Access Control Register"
|
|
bitfld.long 0x00 22.--23. "CP11,Access privileges for coprocessor 11" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 20.--21. "CP10,Access privileges for coprocessor 10" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "CP7,Access privileges for coprocessor 7" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "CP6,Access privileges for coprocessor 6" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "CP5,Access privileges for coprocessor 5" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CP4,Access privileges for coprocessor 4" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "CP3,Access privileges for coprocessor 3" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "CP2,Access privileges for coprocessor 2" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "CP1,Access privileges for coprocessor 1" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CP0,Access privileges for coprocessor 0" "0: Access denied,1: Privileged access only,?,3: Full access"
|
|
wgroup.long 0xF00++0x03
|
|
line.long 0x00 "STIR,Instruction cache invalidate all to Point of Unification (PoU)"
|
|
hexmask.long.word 0x00 0.--8. 1. "INTID,Indicates the interrupt to be triggered"
|
|
wgroup.long 0xF50++0x03
|
|
line.long 0x00 "ICIALLU,Instruction cache invalidate all to Point of Unification (PoU)"
|
|
hexmask.long 0x00 0.--31. 1. "ICIALLU,I-cache invalidate all to PoU"
|
|
wgroup.long 0xF58++0x03
|
|
line.long 0x00 "ICIMVAU,Instruction cache invalidate by address to PoU"
|
|
hexmask.long 0x00 0.--31. 1. "ICIMVAU,I-cache invalidate by MVA to PoU"
|
|
wgroup.long 0xF5C++0x03
|
|
line.long 0x00 "DCIMVAC,Data cache invalidate by address to Point of Coherency (PoC)"
|
|
hexmask.long 0x00 0.--31. 1. "DCIMVAC,D-cache invalidate by MVA to PoC"
|
|
wgroup.long 0xF60++0x03
|
|
line.long 0x00 "DCISW,Data cache invalidate by set/way"
|
|
hexmask.long 0x00 0.--31. 1. "DCISW,D-cache invalidate by set-way"
|
|
wgroup.long 0xF64++0x03
|
|
line.long 0x00 "DCCMVAU,Data cache by address to PoU"
|
|
hexmask.long 0x00 0.--31. 1. "DCCMVAU,D-cache clean by MVA to PoU"
|
|
wgroup.long 0xF68++0x03
|
|
line.long 0x00 "DCCMVAC,Data cache clean by address to PoC"
|
|
hexmask.long 0x00 0.--31. 1. "DCCMVAC,D-cache clean by MVA to PoC"
|
|
wgroup.long 0xF6C++0x03
|
|
line.long 0x00 "DCCSW,Data cache clean by set/way"
|
|
hexmask.long 0x00 0.--31. 1. "DCCSW,D-cache clean by set-way"
|
|
wgroup.long 0xF70++0x03
|
|
line.long 0x00 "DCCIMVAC,Data cache clean and invalidate by address to PoC"
|
|
hexmask.long 0x00 0.--31. 1. "DCCIMVAC,D-cache clean and invalidate by MVA to PoC"
|
|
wgroup.long 0xF74++0x03
|
|
line.long 0x00 "DCCISW,Data cache clean and invalidate by set/way"
|
|
hexmask.long 0x00 0.--31. 1. "DCCISW,D-cache clean and invalidate by set-way"
|
|
group.long 0xF90++0x03
|
|
line.long 0x00 "CM7_ITCMCR,Instruction Tightly-Coupled Memory Control Register"
|
|
rbitfld.long 0x00 3.--6. "SZ,TCM size" "0: No TCM implemented,?,?,3: SZ_3,4: SZ_4,5: 16KB,6: 32KB,7: 64KB,8: 128KB,9: 256KB,10: 512KB,11: SZ_11,12: SZ_12,13: SZ_13,14: SZ_14,15: SZ_15"
|
|
newline
|
|
bitfld.long 0x00 2. "RETEN,Retry phase enable" "0: Retry phase disabled,1: Retry phase enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "RMW,Read-Modify-Write (RMW) enable" "0: RMW disabled,1: RMW enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,TCM enable" "0: TCM disabled,1: TCM enabled"
|
|
group.long 0xF94++0x03
|
|
line.long 0x00 "CM7_DTCMCR,Data Tightly-Coupled Memory Control Register"
|
|
rbitfld.long 0x00 3.--6. "SZ,TCM size" "0: No TCM implemented,?,?,3: SZ_3,4: SZ_4,5: 16KB,6: 32KB,7: 64KB,8: 128KB,9: 256KB,10: 512KB,11: SZ_11,12: SZ_12,13: SZ_13,14: SZ_14,15: SZ_15"
|
|
newline
|
|
bitfld.long 0x00 2. "RETEN,Retry phase enable" "0: Retry phase disabled,1: Retry phase enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "RMW,Read-Modify-Write (RMW) enable" "0: RMW disabled,1: RMW enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "EN,TCM enable" "0: TCM disabled,1: TCM enabled"
|
|
group.long 0xF98++0x03
|
|
line.long 0x00 "CM7_AHBPCR,AHBP Control Register"
|
|
rbitfld.long 0x00 1.--3. "SZ,AHBP size" "0: 0MB,1: 64MB,2: 128MB,3: 256MB,4: 512MB,?..."
|
|
newline
|
|
bitfld.long 0x00 0. "EN,AHBP enable" "0: AHBP disabled,1: AHBP enabled"
|
|
group.long 0xF9C++0x03
|
|
line.long 0x00 "CM7_CACR,L1 Cache Control Register"
|
|
bitfld.long 0x00 2. "FORCEWT,Enables Force Write-Through in the data cache" "0: Disables Force Write-Through,1: Enables Force Write-Through"
|
|
newline
|
|
bitfld.long 0x00 1. "ECCDIS,Enables ECC in the instruction and data cache" "0: Enables ECC in the instruction and data cache,1: Disables ECC in the instruction and data cache"
|
|
newline
|
|
bitfld.long 0x00 0. "SIWT,Shared cacheable-is-WT for data cache" "0: Normal Cacheable Shared locations are treated..,1: Normal Cacheable shared locations are treated.."
|
|
group.long 0xFA0++0x03
|
|
line.long 0x00 "CM7_AHBSCR,AHB Slave Control Register"
|
|
bitfld.long 0x00 11.--15. "INITCOUNT,Fairness counter initialization value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.word 0x00 2.--10. 1. "TPRI,Threshold execution priority for AHBS traffic demotion"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "CTL,AHBS prioritization control" "0: AHBS access priority demoted,1: Software access priority demoted,2: AHBS access priority demoted by initializing..,3: AHBSPRI signal has control of access priority"
|
|
group.long 0xFA8++0x03
|
|
line.long 0x00 "CM7_ABFSR,Auxiliary Bus Fault Status Register"
|
|
bitfld.long 0x00 8.--9. "AXIMTYPE,Indicates the type of fault on the AXIM interface" "0: AXIMTYPE_0,1: AXIMTYPE_1,2: AXIMTYPE_2,3: AXIMTYPE_3"
|
|
newline
|
|
bitfld.long 0x00 4. "EPPB,Asynchronous fault on EPPB interface" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "AXIM,Asynchronous fault on AXIM interface" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AHBP,Asynchronous fault on AHBP interface" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "DTCM,Asynchronous fault on DTCM interface" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ITCM,Asynchronous fault on ITCM interface" "0,1"
|
|
tree.end
|
|
endif
|
|
tree "SEMA4 (Semaphore)"
|
|
base ad:0x40CC8000
|
|
repeat 16. (strings "0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" )(list 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF )
|
|
group.byte ($2+0x00)++0x00
|
|
line.byte 0x00 "Gate$1,Semaphores Gate n Register"
|
|
bitfld.byte 0x00 0.--1. "GTFSM,Gate Finite State Machine" "0: The gate is unlocked (free),1: The gate has been locked by processor 0,2: The gate has been locked by processor 1,3: This state encoding is never used and.."
|
|
repeat.end
|
|
group.word 0x40++0x01
|
|
line.word 0x00 "CP0INE,Semaphores Processor n IRQ Notification Enable"
|
|
bitfld.word 0x00 15. "INE8,Interrupt Request Notification Enable 8" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 14. "INE9,Interrupt Request Notification Enable 9" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 13. "INE10,Interrupt Request Notification Enable 10" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 12. "INE11,Interrupt Request Notification Enable 11" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 11. "INE12,Interrupt Request Notification Enable 12" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 10. "INE13,Interrupt Request Notification Enable 13" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 9. "INE14,Interrupt Request Notification Enable 14" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 8. "INE15,Interrupt Request Notification Enable 15" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 7. "INE0,Interrupt Request Notification Enable 0" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 6. "INE1,Interrupt Request Notification Enable 1" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 5. "INE2,Interrupt Request Notification Enable 2" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 4. "INE3,Interrupt Request Notification Enable 3" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 3. "INE4,Interrupt Request Notification Enable 4" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 2. "INE5,Interrupt Request Notification Enable 5" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 1. "INE6,Interrupt Request Notification Enable 6" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 0. "INE7,Interrupt Request Notification Enable 7" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
group.word 0x48++0x01
|
|
line.word 0x00 "CP1INE,Semaphores Processor n IRQ Notification Enable"
|
|
bitfld.word 0x00 15. "INE8,Interrupt Request Notification Enable 8" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 14. "INE9,Interrupt Request Notification Enable 9" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 13. "INE10,Interrupt Request Notification Enable 10" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 12. "INE11,Interrupt Request Notification Enable 11" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 11. "INE12,Interrupt Request Notification Enable 12" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 10. "INE13,Interrupt Request Notification Enable 13" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 9. "INE14,Interrupt Request Notification Enable 14" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 8. "INE15,Interrupt Request Notification Enable 15" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 7. "INE0,Interrupt Request Notification Enable 0" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 6. "INE1,Interrupt Request Notification Enable 1" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 5. "INE2,Interrupt Request Notification Enable 2" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 4. "INE3,Interrupt Request Notification Enable 3" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 3. "INE4,Interrupt Request Notification Enable 4" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 2. "INE5,Interrupt Request Notification Enable 5" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
newline
|
|
bitfld.word 0x00 1. "INE6,Interrupt Request Notification Enable 6" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
bitfld.word 0x00 0. "INE7,Interrupt Request Notification Enable 7" "0: The generation of the notification interrupt..,1: The generation of the notification interrupt.."
|
|
rgroup.word 0x80++0x01
|
|
line.word 0x00 "CP0NTF,Semaphores Processor n IRQ Notification"
|
|
bitfld.word 0x00 15. "GN8,Gate 8 Notification" "0,1"
|
|
bitfld.word 0x00 14. "GN9,Gate 9 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "GN10,Gate 10 Notification" "0,1"
|
|
bitfld.word 0x00 12. "GN11,Gate 11 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "GN12,Gate 12 Notification" "0,1"
|
|
bitfld.word 0x00 10. "GN13,Gate 13 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 9. "GN14,Gate 14 Notification" "0,1"
|
|
bitfld.word 0x00 8. "GN15,Gate 15 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 7. "GN0,Gate 0 Notification" "0,1"
|
|
bitfld.word 0x00 6. "GN1,Gate 1 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "GN2,Gate 2 Notification" "0,1"
|
|
bitfld.word 0x00 4. "GN3,Gate 3 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 3. "GN4,Gate 4 Notification" "0,1"
|
|
bitfld.word 0x00 2. "GN5,Gate 5 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 1. "GN6,Gate 6 Notification" "0,1"
|
|
bitfld.word 0x00 0. "GN7,Gate 7 Notification" "0,1"
|
|
rgroup.word 0x88++0x01
|
|
line.word 0x00 "CP1NTF,Semaphores Processor n IRQ Notification"
|
|
bitfld.word 0x00 15. "GN8,Gate 8 Notification" "0,1"
|
|
bitfld.word 0x00 14. "GN9,Gate 9 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "GN10,Gate 10 Notification" "0,1"
|
|
bitfld.word 0x00 12. "GN11,Gate 11 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "GN12,Gate 12 Notification" "0,1"
|
|
bitfld.word 0x00 10. "GN13,Gate 13 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 9. "GN14,Gate 14 Notification" "0,1"
|
|
bitfld.word 0x00 8. "GN15,Gate 15 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 7. "GN0,Gate 0 Notification" "0,1"
|
|
bitfld.word 0x00 6. "GN1,Gate 1 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "GN2,Gate 2 Notification" "0,1"
|
|
bitfld.word 0x00 4. "GN3,Gate 3 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 3. "GN4,Gate 4 Notification" "0,1"
|
|
bitfld.word 0x00 2. "GN5,Gate 5 Notification" "0,1"
|
|
newline
|
|
bitfld.word 0x00 1. "GN6,Gate 6 Notification" "0,1"
|
|
bitfld.word 0x00 0. "GN7,Gate 7 Notification" "0,1"
|
|
group.word 0x100++0x01
|
|
line.word 0x00 "RSTGT,Semaphores (Secure) Reset Gate n"
|
|
hexmask.word.byte 0x00 8.--15. 1. "RSTGTN,Reset Gate Number"
|
|
hexmask.word.byte 0x00 0.--7. 1. "RSTGSM_RSTGMS_RSTGDP,This field contains sub-fields that vary depending on whether it is being read or written"
|
|
group.word 0x104++0x01
|
|
line.word 0x00 "RSTNTF,Semaphores (Secure) Reset IRQ Notification"
|
|
hexmask.word.byte 0x00 8.--15. 1. "RSTNTN,Reset Notification Number"
|
|
hexmask.word.byte 0x00 0.--7. 1. "RSTNSM_RSTNMS_RSTNDP,This field contains sub-fields that vary depending on whether it is being read or written"
|
|
tree.end
|
|
tree "SEMC (Smart External Memory Controller)"
|
|
base ad:0x400D4000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MCR,Module Control Register"
|
|
bitfld.long 0x00 24.--28. "BTO,Bus timeout cycles" "0: BTO_0,1: BTO_1,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,?,31: 255*231"
|
|
hexmask.long.byte 0x00 16.--23. 1. "CTO,Command Execution timeout cycles"
|
|
newline
|
|
bitfld.long 0x00 7. "WPOL1,R/B# polarity for NAND device" "0: R/B# polarity is not changed,1: R/B# polarity is inverted"
|
|
bitfld.long 0x00 6. "WPOL0,WAIT/RDY polarity for SRAM/NOR" "0: WAIT/RDY polarity is not changed,1: WAIT/RDY polarity is inverted"
|
|
newline
|
|
bitfld.long 0x00 2. "DQSMD,DQS (read strobe) mode" "0: Dummy read strobe loopbacked internally,1: Dummy read strobe loopbacked from DQS pad"
|
|
bitfld.long 0x00 1. "MDIS,Module Disable" "0: Module enabled,1: Module disabled"
|
|
newline
|
|
bitfld.long 0x00 0. "SWRST,Software Reset" "0: No reset,1: SWRST_1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "IOCR,IO MUX Control Register"
|
|
bitfld.long 0x00 29. "CLKX1_AO,SEMC_CLKX1 Always On" "0: SEMC_CLKX1 is controlled by MUX_CLKX1,1: SEMC_CLKX1 is always on"
|
|
bitfld.long 0x00 28. "CLKX0_AO,SEMC_CLKX0 Always On" "0: SEMC_CLKX0 is controlled by MUX_CLKX0,1: SEMC_CLKX0 is always on"
|
|
newline
|
|
bitfld.long 0x00 26.--27. "MUX_CLKX1,SEMC_CLKX1 function selection" "0: MUX_CLKX1_0,1: MUX_CLKX1_1,2: MUX_CLKX1_2,3: NOR and SRAM clock suitable for Multi-Chip.."
|
|
bitfld.long 0x00 24.--25. "MUX_CLKX0,SEMC_CLKX0 function selection" "0: MUX_CLKX0_0,1: MUX_CLKX0_1,2: MUX_CLKX0_2,3: NOR and SRAM clock suitable for Multi-Chip.."
|
|
newline
|
|
bitfld.long 0x00 20.--23. "MUX_RDY,SEMC_RDY function selection" "0: NAND R/B# input,1: MUX_RDY_1,2: MUX_RDY_2,3: MUX_RDY_3,4: NOR/SRAM Address bit 27 (A27) in Non-ADMUX mode,5: MUX_RDY_5,6: SRAM CE# 0,7: MUX_RDY_7,8: SRAM CE# 1,9: SRAM CE# 2,10: MUX_RDY_10,11: NOR/SRAM Address bit 27,12: NOR/SRAM Address bit 27,13: NOR/SRAM Address bit 27,14: NOR/SRAM Address bit 27,15: NOR/SRAM Address bit 27"
|
|
bitfld.long 0x00 16.--19. "MUX_CSX3,SEMC_CSX3 output selection" "0: NOR/SRAM Address bit 27 (A27) in Non-ADMUX mode,1: MUX_CSX3_1,2: MUX_CSX3_2,3: MUX_CSX3_3,4: MUX_CSX3_4,5: MUX_CSX3_5,6: MUX_CSX3_6,7: MUX_CSX3_7,8: MUX_CSX3_8,9: MUX_CSX3_9,10: MUX_CSX3_10,11: NOR/SRAM Address bit 27 (A27),12: NOR/SRAM Address bit 27 (A27),13: NOR/SRAM Address bit 27 (A27),14: NOR/SRAM Address bit 27 (A27),15: NOR/SRAM Address bit 27 (A27)"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "MUX_CSX2,SEMC_CSX2 output selection" "0: NOR/SRAM Address bit 26 (A26) in Non-ADMUX mode,1: MUX_CSX2_1,2: MUX_CSX2_2,3: MUX_CSX2_3,4: MUX_CSX2_4,5: MUX_CSX2_5,6: MUX_CSX2_6,7: MUX_CSX2_7,8: MUX_CSX2_8,9: MUX_CSX2_9,10: MUX_CSX2_10,11: NOR/SRAM Address bit 26 (A26),12: NOR/SRAM Address bit 26 (A26),13: NOR/SRAM Address bit 26 (A26),14: NOR/SRAM Address bit 26 (A26),15: NOR/SRAM Address bit 26 (A26)"
|
|
bitfld.long 0x00 8.--11. "MUX_CSX1,SEMC_CSX1 output selection" "0: NOR/SRAM Address bit 25 (A25) in Non-ADMUX mode,1: MUX_CSX1_1,2: MUX_CSX1_2,3: MUX_CSX1_3,4: MUX_CSX1_4,5: MUX_CSX1_5,6: MUX_CSX1_6,7: MUX_CSX1_7,8: MUX_CSX1_8,9: MUX_CSX1_9,10: MUX_CSX1_10,11: NOR/SRAM Address bit 25 (A25),12: NOR/SRAM Address bit 25 (A25),13: NOR/SRAM Address bit 25 (A25),14: NOR/SRAM Address bit 25 (A25),15: NOR/SRAM Address bit 25 (A25)"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "MUX_CSX0,SEMC_CSX0 output selection" "0: NOR/SRAM Address bit 24 (A24) in Non-ADMUX mode,1: MUX_CSX0_1,2: MUX_CSX0_2,3: MUX_CSX0_3,4: MUX_CSX0_4,5: MUX_CSX0_5,6: MUX_CSX0_6,7: MUX_CSX0_7,8: MUX_CSX0_8,9: MUX_CSX0_9,10: MUX_CSX0_10,11: NOR/SRAM Address bit 24 (A24),12: NOR/SRAM Address bit 24 (A24),13: NOR/SRAM Address bit 24 (A24),14: NOR/SRAM Address bit 24 (A24),15: NOR/SRAM Address bit 24 (A24)"
|
|
bitfld.long 0x00 0.--3. "MUX_A8,SEMC_ADDR08 output selection" "0: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,1: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,2: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,3: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,4: MUX_A8_4,5: MUX_A8_5,6: SRAM CE# 0,7: MUX_A8_7,8: SRAM CE# 1,9: SRAM CE# 2,10: SRAM CE# 3,11: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,12: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,13: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,14: SDRAM Address bit 8 (A8) or NOR/SRAM Address..,15: SDRAM Address bit 8 (A8) or NOR/SRAM Address.."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "BMCR0,Bus (AXI) Master Control Register 0"
|
|
hexmask.long.byte 0x00 16.--23. 1. "WRWS,Weight of slave hit with Read/Write Switch"
|
|
hexmask.long.byte 0x00 8.--15. 1. "WSH,Weight of Slave Hit without read/write switch"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "WAGE,Weight of AGE" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "WQOS,Weight of QOS" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "BMCR1,Bus (AXI) Master Control Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. "WBR,Weight of Bank Rotation"
|
|
hexmask.long.byte 0x00 16.--23. 1. "WRWS,Weight of slave hit without Read/Write Switch"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "WPH,Weight of Page Hit"
|
|
bitfld.long 0x00 4.--7. "WAGE,Weight of AGE" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "WQOS,Weight of QOS" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat 9. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x10)++0x03
|
|
line.long 0x00 "BR[$1],Base Register n $1"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "BA,Base Address"
|
|
bitfld.long 0x00 1.--5. "MS,Memory size" "0: MS_0,1: MS_1,2: MS_2,3: MS_3,4: MS_4,5: 128KB,6: 256KB,7: 512KB,8: MS_8,9: MS_9,10: MS_10,11: MS_11,12: MS_12,13: MS_13,14: MS_14,15: MS_15,16: MS_16,17: MS_17,18: MS_18,19: MS_19,20: MS_20,21: MS_21,22: MS_22,23: MS_23,24: MS_24,25: MS_25,26: MS_26,27: MS_27,28: MS_28,29: MS_29,30: MS_30,31: MS_31"
|
|
newline
|
|
bitfld.long 0x00 0. "VLD,Valid" "0: The memory is invalid can not be accessed,1: The memory is valid can be accessed"
|
|
repeat.end
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "DLLCR,DLL Control Register"
|
|
bitfld.long 0x00 9.--14. "OVRDVAL,Override Value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 8. "OVRDEN,Override Enable" "0: The delay cell number is not overridden,1: The delay cell number is overridden"
|
|
newline
|
|
bitfld.long 0x00 3.--6. "SLVDLYTARGET,Delay Target for Slave" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1. "DLLRESET,DLL Reset" "0: DLL is not reset,1: DLL is reset"
|
|
newline
|
|
bitfld.long 0x00 0. "DLLEN,DLL calibration enable" "0: DLL calibration is disabled,1: DLL calibration is enabled"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "INTEN,Interrupt Enable Register"
|
|
bitfld.long 0x00 5. "NDNOPENDEN,NAND no pending AXI access interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 4. "NDPAGEENDEN,NAND page end interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "AXIBUSERREN,AXI bus error interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 2. "AXICMDERREN,AXI command error interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "IPCMDERREN,IP command error interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 0. "IPCMDDONEEN,IP command done interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "INTR,Interrupt Register"
|
|
eventfld.long 0x00 5. "NDNOPEND,NAND no pending AXI write transaction interrupt" "0: At least one NAND AXI write transaction is..,1: All NAND AXI write pending transactions are.."
|
|
eventfld.long 0x00 4. "NDPAGEEND,NAND page end interrupt" "0: The last address of main space in the NAND is..,1: The last address of main space in the NAND is.."
|
|
newline
|
|
eventfld.long 0x00 3. "AXIBUSERR,AXI bus error interrupt" "0: No AXI bus error,1: AXI bus error occurs"
|
|
eventfld.long 0x00 2. "AXICMDERR,AXI command error interrupt" "0: No AXI command error,1: AXI command error occurs"
|
|
newline
|
|
eventfld.long 0x00 1. "IPCMDERR,IP command error done interrupt" "0: No IP command error,1: IP command error occurs"
|
|
eventfld.long 0x00 0. "IPCMDDONE,IP command normal done interrupt" "0: IP command is not done,1: IP command is done"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SDRAMCR0,SDRAM Control Register 0"
|
|
bitfld.long 0x00 14. "BANK2,2 Bank selection bit" "0: SDRAM device has 4 banks,1: SDRAM device has 2 banks"
|
|
bitfld.long 0x00 10.--11. "CL,CAS Latency" "0: CL_0,1: CL_1,2: CL_2,3: CL_3"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "COL,Column address bit number" "0: COL_0,1: COL_1,2: COL_2,3: COL_3"
|
|
bitfld.long 0x00 7. "COL8,Column 8 selection" "0: Column address bit number is decided by COL..,1: Column address bit number is 8"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "BL,Burst Length" "0: BL_0,1: BL_1,2: BL_2,3: BL_3,4: BL_4,5: BL_5,6: BL_6,7: BL_7"
|
|
bitfld.long 0x00 0.--1. "PS,Port Size" "0: PS_0,1: 16bit,2: 32bit,?..."
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "SDRAMCR1,SDRAM Control Register 1"
|
|
bitfld.long 0x00 20.--23. "ACT2PRE,ACTIVE to PRECHARGE minimum time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "CKEOFF,CKE off minimum time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 13.--15. "WRC,WRITE recovery time" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--12. "RFRC,REFRESH recovery time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "ACT2RW,ACTIVE to READ/WRITE delay" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "PRE2ACT,PRECHARGE to ACTIVE/REFRESH command wait time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "SDRAMCR2,SDRAM Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. "ITO,SDRAM idle timeout"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ACT2ACT,ACTIVE to ACTIVE delay"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "REF2REF,REFRESH to REFRESH delay"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SRRC,SELF REFRESH recovery time"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "SDRAMCR3,SDRAM Control Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. "UT,Urgent refresh threshold"
|
|
hexmask.long.byte 0x00 16.--23. 1. "RT,Refresh timer period"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "PRESCALE,Prescaler period"
|
|
bitfld.long 0x00 1.--3. "REBL,Refresh burst length" "0: REBL_0,1: REBL_1,2: REBL_2,3: REBL_3,4: REBL_4,5: REBL_5,6: REBL_6,7: REBL_7"
|
|
newline
|
|
bitfld.long 0x00 0. "REN,Refresh enable" "0: The SEMC does not send AUTO REFRESH command..,1: The SEMC sends AUTO REFRESH command.."
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "NANDCR0,NAND Control Register 0"
|
|
bitfld.long 0x00 8.--10. "COL,Column address bit number" "0: COL_0,1: COL_1,2: COL_2,3: COL_3,4: COL_4,5: COL_5,6: COL_6,7: COL_7"
|
|
bitfld.long 0x00 7. "EDO,EDO mode enabled" "0: EDO mode disabled,1: EDO mode enabled"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "BL,Burst Length" "0: BL_0,1: BL_1,2: BL_2,3: BL_3,4: BL_4,5: BL_5,6: BL_6,7: BL_7"
|
|
bitfld.long 0x00 1. "SYNCEN,Synchronous Mode Enable" "0: Asynchronous mode is enabled,1: Synchronous mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PS,Port Size" "0: PS_0,1: 16bit"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "NANDCR1,NAND Control Register 1"
|
|
bitfld.long 0x00 28.--31. "CEITV,CE# interval time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "TA,Turnaround time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "REH,RE# high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "REL,RE# low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "WEH,WE# high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "WEL,WE# low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "CEH,CE# hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CES,CE# setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "NANDCR2,NAND Control Register 2"
|
|
bitfld.long 0x00 24.--29. "TWB,WE# high to busy time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 18.--23. "TRR,Ready to RE# low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 12.--17. "TADL,Address cycle to data loading time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 6.--11. "TRHW,RE# high to WE# low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "TWHR,WE# high to RE# low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "NANDCR3,NAND Control Register 3"
|
|
bitfld.long 0x00 28.--31. "WDH,Write Data Hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "WDS,Write Data Setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "RDH,Read Data Hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "RDS,Read Data Setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 3. "CLE,NAND CLE Option" "0,1"
|
|
bitfld.long 0x00 2. "NDOPT3,NAND option bit 3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "NDOPT2,NAND option bit 2" "0,1"
|
|
bitfld.long 0x00 0. "NDOPT1,NAND option bit 1" "0,1"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "NORCR0,NOR Control Register 0"
|
|
bitfld.long 0x00 12.--15. "COL,Column Address bit width" "0: 12 Bits,1: 11 Bits,2: 10 Bits,3: 9 Bits,4: 8 Bits,5: 7 Bits,6: 6 Bits,7: 5 Bits,8: 4 Bits,9: 3 Bits,10: COL_10,11: 12 Bits,12: 12 Bits,13: 12 Bits,14: 12 Bits,15: 12 Bits"
|
|
bitfld.long 0x00 11. "ADVH,ADV# level control during address hold state" "0: ADV# is high during address hold state,1: ADV# is low during address hold state"
|
|
newline
|
|
bitfld.long 0x00 10. "ADVP,ADV# Polarity" "0: ADV# is active low,1: ADV# is active high"
|
|
bitfld.long 0x00 8.--9. "AM,Address Mode" "0: Address/Data MUX mode (ADMUX),1: Advanced Address/Data MUX mode (AADM),2: Address/Data non-MUX mode (Non-ADMUX),3: Address/Data non-MUX mode (Non-ADMUX)"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "BL,Burst Length" "0: BL_0,1: BL_1,2: BL_2,3: BL_3,4: BL_4,5: BL_5,6: BL_6,7: BL_7"
|
|
bitfld.long 0x00 1. "SYNCEN,Synchronous Mode Enable" "0: Asynchronous mode is enabled,1: Synchronous mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PS,Port Size" "0: PS_0,1: 16bit"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "NORCR1,NOR Control Register 1"
|
|
bitfld.long 0x00 28.--31. "REH,RE high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "REL,RE low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "WEH,WE high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "WEL,WE low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AH,Address hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "AS,Address setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "CEH,CE hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CES,CE setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "NORCR2,NOR Control Register 2"
|
|
bitfld.long 0x00 28.--31. "RDH,Read hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "CEITV,CE# interval time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "RD,Read time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "LC,Latency count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AWDH,Address to write data hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "TA,Turnaround time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "NORCR3,NOR Control Register 3"
|
|
bitfld.long 0x00 4.--7. "AHSR,Address hold time for SYNC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "ASSR,Address setup time for SYNC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "SRAMCR0,SRAM Control Register 0"
|
|
bitfld.long 0x00 12.--15. "COL,Column Address bit width" "0: 12 Bits,1: 11 Bits,2: 10 Bits,3: 9 Bits,4: 8 Bits,5: 7 Bits,6: 6 Bits,7: 5 Bits,8: 4 Bits,9: 3 Bits,10: COL_10,11: 12 Bits,12: 12 Bits,13: 12 Bits,14: 12 Bits,15: 12 Bits"
|
|
bitfld.long 0x00 11. "ADVH,ADV# level control during address hold state" "0: ADV# is high during address hold state,1: ADV# is low during address hold state"
|
|
newline
|
|
bitfld.long 0x00 10. "ADVP,ADV# polarity" "0: ADV# is active low,1: ADV# is active high"
|
|
bitfld.long 0x00 8.--9. "AM,Address Mode" "0: Address/Data MUX mode (ADMUX),1: Advanced Address/Data MUX mode (AADM),2: Address/Data non-MUX mode (Non-ADMUX),3: Address/Data non-MUX mode (Non-ADMUX)"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "BL,Burst Length" "0: BL_0,1: BL_1,2: BL_2,3: BL_3,4: BL_4,5: BL_5,6: BL_6,7: BL_7"
|
|
bitfld.long 0x00 3. "WAITSP,Wait Sample" "0: Wait pin is directly used by the SEMC,1: Wait pin is sampled by internal clock before.."
|
|
newline
|
|
bitfld.long 0x00 2. "WAITEN,Wait Enable" "0: The SEMC does not monitor wait pin,1: The SEMC monitors wait pin"
|
|
bitfld.long 0x00 1. "SYNCEN,Synchronous Mode Enable" "0: Asynchronous mode is enabled,1: Synchronous mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PS,Port Size" "0: PS_0,1: 16bit"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "SRAMCR1,SRAM Control Register 1"
|
|
bitfld.long 0x00 28.--31. "REH,RE high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "REL,RE low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "WEH,WE high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "WEL,WE low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AH,Address hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "AS,Address setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "CEH,CE hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CES,CE setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "SRAMCR2,SRAM Control Register 2"
|
|
bitfld.long 0x00 28.--31. "RDH,Read hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "CEITV,CE# interval time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "RD,Read time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "LC,Latency count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AWDH,Address to write data hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "TA,Turnaround time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "WDH,Write Data hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "WDS,Write Data setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "SRAMCR3,SRAM Control Register 3"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "DBICR0,DBI-B Control Register 0"
|
|
bitfld.long 0x00 12.--15. "COL,Column Address bit width" "0: 12 Bits,1: 11 Bits,2: 10 Bits,3: 9 Bits,4: 8 Bits,5: 7 Bits,6: 6 Bits,7: 5 Bits,8: 4 Bits,9: 3 Bits,10: COL_10,11: 12 Bits,12: 12 Bits,13: 12 Bits,14: 12 Bits,15: 12 Bits"
|
|
bitfld.long 0x00 4.--6. "BL,Burst Length" "0: BL_0,1: BL_1,2: BL_2,3: BL_3,4: BL_4,5: BL_5,6: BL_6,7: BL_7"
|
|
newline
|
|
bitfld.long 0x00 0. "PS,Port Size" "0: PS_0,1: 16bit"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "DBICR1,DBI-B Control Register 1"
|
|
hexmask.long.byte 0x00 24.--30. 1. "REH,RDX High Time"
|
|
hexmask.long.byte 0x00 16.--22. 1. "REL,RDX Low Time"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "WEH,WRX High Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "WEL,WRX Low Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "CEH,CSX Hold Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CES,CSX Setup Time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "DBICR2,DBI-B Control Register 2"
|
|
bitfld.long 0x00 0.--3. "CEITV,CSX interval time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "IPCR0,IP Command Control Register 0"
|
|
hexmask.long 0x00 0.--31. 1. "SA,Slave address"
|
|
group.long 0x94++0x03
|
|
line.long 0x00 "IPCR1,IP Command Control Register 1"
|
|
hexmask.long.byte 0x00 8.--15. 1. "NAND_EXT_ADDR,NAND Extended Address"
|
|
bitfld.long 0x00 0.--2. "DATSZ,Data Size in Byte" "0: DATSZ_0,1: DATSZ_1,2: DATSZ_2,3: DATSZ_3,4: DATSZ_4,5: DATSZ_5,6: DATSZ_6,7: DATSZ_7"
|
|
group.long 0x98++0x03
|
|
line.long 0x00 "IPCR2,IP Command Control Register 2"
|
|
bitfld.long 0x00 3. "BM3,Byte Mask for Byte 3 (IPTXDAT bit 31:24)" "0: Byte is unmasked,1: Byte is masked"
|
|
bitfld.long 0x00 2. "BM2,Byte Mask for Byte 2 (IPTXDAT bit 23:16)" "0: Byte is unmasked,1: Byte is masked"
|
|
newline
|
|
bitfld.long 0x00 1. "BM1,Byte Mask for Byte 1 (IPTXDAT bit 15:8)" "0: Byte is unmasked,1: Byte is masked"
|
|
bitfld.long 0x00 0. "BM0,Byte Mask for Byte 0 (IPTXDAT bit 7:0)" "0: Byte is unmasked,1: Byte is masked"
|
|
group.long 0x9C++0x03
|
|
line.long 0x00 "IPCMD,IP Command Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "KEY,This field should be written with 0xA55A when trigging an IP command for all device types"
|
|
abitfld.long 0x00 0.--15. "CMD,SDRAM Commands" "0x0008=8: ,0x0009=9: ,0x000A=10: Mode Register Set,0x000B=11: Active,0x000C=12: Auto Refresh,0x000D=13: Self Refresh,0x000E=14: Precharge,0x000F=15: Precharge All Others"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "IPTXDAT,TX DATA Register"
|
|
hexmask.long 0x00 0.--31. 1. "DAT,Data value to use for an IP write command"
|
|
rgroup.long 0xB0++0x03
|
|
line.long 0x00 "IPRXDAT,RX DATA Register"
|
|
hexmask.long 0x00 0.--31. 1. "DAT,Data returned by device for an IP read command"
|
|
rgroup.long 0xC0++0x03
|
|
line.long 0x00 "STS0,Status Register 0"
|
|
bitfld.long 0x00 1. "NARDY,Indicating NAND device Ready/WAIT# pin level" "0: NAND device is not ready,1: NAND device is ready"
|
|
bitfld.long 0x00 0. "IDLE,Indicating whether the SEMC is in idle state" "0,1"
|
|
rgroup.long 0xC4++0x03
|
|
line.long 0x00 "STS1,Status Register 1"
|
|
rgroup.long 0xC8++0x03
|
|
line.long 0x00 "STS2,Status Register 2"
|
|
bitfld.long 0x00 3. "NDWRPEND,This field indicating whether there is pending AXI command (write) to NAND device" "0: NDWRPEND_0,1: NDWRPEND_1"
|
|
repeat 9. (strings "3" "4" "5" "6" "7" "8" "9" "10" "11" )(list 0x0 0x4 0x8 0xC 0x10 0x14 0x18 0x1C 0x20 )
|
|
rgroup.long ($2+0xCC)++0x03
|
|
line.long 0x00 "STS$1,Status Register $1"
|
|
repeat.end
|
|
rgroup.long 0xF0++0x03
|
|
line.long 0x00 "STS12,Status Register 12"
|
|
hexmask.long 0x00 0.--31. 1. "NDADDR,This field indicating the last write address (AXI command) to NAND device (without base address in SEMC_BR4)"
|
|
rgroup.long 0xF4++0x03
|
|
line.long 0x00 "STS13,Status Register 13"
|
|
bitfld.long 0x00 8.--13. "REFSEL,Sample clock reference delay line delay cell number selection" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 2.--7. "SLVSEL,Sample clock slave delay line delay cell number selection" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 1. "REFLOCK,Sample clock reference delay line locked" "0: Reference delay line is not locked,1: Reference delay line is locked"
|
|
bitfld.long 0x00 0. "SLVLOCK,Sample clock slave delay line locked" "0: Slave delay line is not locked,1: Slave delay line is locked"
|
|
repeat 2. (strings "14" "15" )(list 0x0 0x4 )
|
|
rgroup.long ($2+0xF8)++0x03
|
|
line.long 0x00 "STS$1,Status Register $1"
|
|
repeat.end
|
|
repeat 3. (strings "9" "10" "11" )(list 0x00 0x04 0x08 )
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "BR$1,Base Register $1"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "BA,Base Address"
|
|
bitfld.long 0x00 1.--5. "MS,Memory size" "0: MS_0,1: MS_1,2: MS_2,3: MS_3,4: MS_4,5: 128KB,6: 256KB,7: 512KB,8: MS_8,9: MS_9,10: MS_10,11: MS_11,12: MS_12,13: MS_13,14: MS_14,15: MS_15,16: MS_16,17: MS_17,18: MS_18,19: MS_19,20: MS_20,21: MS_21,22: MS_22,23: MS_23,24: MS_24,25: MS_25,26: MS_26,27: MS_27,28: MS_28,29: MS_29,30: MS_30,31: MS_31"
|
|
newline
|
|
bitfld.long 0x00 0. "VLD,Valid" "0: The memory is invalid can not be accessed,1: The memory is valid can be accessed"
|
|
repeat.end
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "SRAMCR4,SRAM Control Register 4"
|
|
bitfld.long 0x00 12.--15. "COL,Column Address bit width" "0: 12 Bits,1: 11 Bits,2: 10 Bits,3: 9 Bits,4: 8 Bits,5: 7 Bits,6: 6 Bits,7: 5 Bits,8: 4 Bits,9: 3 Bits,10: COL_10,11: 12 Bits,12: 12 Bits,13: 12 Bits,14: 12 Bits,15: 12 Bits"
|
|
bitfld.long 0x00 11. "ADVH,ADV# level control during address hold state" "0: ADV# is high during address hold state,1: ADV# is low during address hold state"
|
|
newline
|
|
bitfld.long 0x00 10. "ADVP,ADV# polarity" "0: ADV# is active low,1: ADV# is active high"
|
|
bitfld.long 0x00 8.--9. "AM,Address Mode" "0: Address/Data MUX mode (ADMUX),1: Advanced Address/Data MUX mode (AADM),2: Address/Data non-MUX mode (Non-ADMUX),3: Address/Data non-MUX mode (Non-ADMUX)"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "BL,Burst Length" "0: BL_0,1: BL_1,2: BL_2,3: BL_3,4: BL_4,5: BL_5,6: BL_6,7: BL_7"
|
|
bitfld.long 0x00 3. "WAITSP,Wait Sample" "0: Wait pin is directly used by the SEMC,1: Wait pin is sampled by internal clock before.."
|
|
newline
|
|
bitfld.long 0x00 2. "WAITEN,Wait Enable" "0: The SEMC does not monitor wait pin,1: The SEMC monitors wait pin"
|
|
bitfld.long 0x00 1. "SYNCEN,Synchronous Mode Enable" "0: Asynchronous mode is enabled,1: Synchronous mode is enabled"
|
|
newline
|
|
bitfld.long 0x00 0. "PS,Port Size" "0: PS_0,1: 16bit"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "SRAMCR5,SRAM Control Register 5"
|
|
bitfld.long 0x00 28.--31. "REH,RE high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "REL,RE low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "WEH,WE high time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "WEL,WE low time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AH,Address hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "AS,Address setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "CEH,CE hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "CES,CE setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "SRAMCR6,SRAM Control Register 6"
|
|
bitfld.long 0x00 28.--31. "RDH,Read hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--27. "CEITV,CE# interval time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 20.--23. "RD,Read time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. "LC,Latency count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "AWDH,Address to write data hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "TA,Turnaround time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "WDH,Write Data hold time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "WDS,Write Data setup time" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x150++0x03
|
|
line.long 0x00 "DCCR,Delay Chain Control Register"
|
|
bitfld.long 0x00 25.--29. "SRAMXVAL,Clock delay line delay cell number selection value for SRAM device 1-3" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 24. "SRAMXEN,Delay chain insertion enable for SRAM device 1-3" "0: Delay chain is not inserted,1: Delay chain is inserted"
|
|
newline
|
|
bitfld.long 0x00 17.--21. "SRAM0VAL,Clock delay line delay cell number selection value for SRAM device 0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 16. "SRAM0EN,Delay chain insertion enable for SRAM device 0" "0: Delay chain is not inserted,1: Delay chain is inserted"
|
|
newline
|
|
bitfld.long 0x00 9.--13. "NORVAL,Clock delay line delay cell number selection value for NOR device" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 8. "NOREN,Delay chain insertion enable for NOR device" "0: Delay chain is not inserted,1: Delay chain is inserted"
|
|
newline
|
|
bitfld.long 0x00 1.--5. "SDRAMVAL,Clock delay line delay cell number selection value for SDRAM device" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 0. "SDRAMEN,Delay chain insertion enable for SRAM device" "0: Delay chain is not inserted,1: Delay chain is inserted"
|
|
tree.end
|
|
tree "SVNS (Secure Non-Volatile Storage)"
|
|
base ad:0x40C90000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "HPLR,SNVS_HP Lock Register"
|
|
bitfld.long 0x00 28. "AT5_SL,Active Tamper 5 Soft Lock When set prevents any writes to the Active Tamper 5 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 27. "AT4_SL,Active Tamper 4 Soft Lock When set prevents any writes to the Active Tamper 4 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 26. "AT3_SL,Active Tamper 3 Soft Lock When set prevents any writes to the Active Tamper 3 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 25. "AT2_SL,Active Tamper 2 Soft Lock When set prevents any writes to the Active Tamper 2 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 24. "AT1_SL,Active Tamper 1 Soft Lock When set prevents any writes to the Active Tamper 1 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 18. "HAC_L,High Assurance Counter Lock When set prevents any writes to HPHACIVR HPHACR and HAC_EN bit of HPCOMR" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 17. "HPSICR_L,HP Security Interrupt Control Register Lock When set prevents any writes to the HPSICR" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 16. "HPSVCR_L,HP Security Violation Control Register Lock When set prevents any writes to the HPSVCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 9. "MKS_SL,Master Key Select Soft Lock When set prevents any writes to the MASTER_KEY_SEL field of the LPMKCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 8. "LPSECR_SL,LP Security Events Configuration Register Soft Lock When set prevents any writes to the LPSECR" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 7. "LPTGFCR_SL,LP Tamper Glitch Filter Configuration Register Soft Lock When set prevents any writes to the LPTGFCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 6. "LPSVCR_SL,LP Security Violation Control Register Soft Lock When set prevents any writes to the LPSVCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 5. "GPR_SL,General Purpose Register Soft Lock When set prevents any writes to the GPR" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 4. "MC_SL,Monotonic Counter Soft Lock When set prevents any writes (increments) to the MC Registers and MC_ENV bit" "0: Write access (increment) is allowed,1: Write access (increment) is not allowed"
|
|
newline
|
|
bitfld.long 0x00 3. "LPCALB_SL,LP Calibration Soft Lock When set prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 2. "SRTC_SL,Secure Real Time Counter Soft Lock When set prevents any writes to the SRTC Registers SRTC_ENV and SRTC_INV_EN bits" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 1. "ZMK_RSL,Zeroizable Master Key Read Soft Lock When set prevents any software reads to the ZMK Registers and ZMK_ECC_VALUE field of the LPMKCR" "0: Read access is allowed (only in software..,1: Read access is not allowed"
|
|
bitfld.long 0x00 0. "ZMK_WSL,Zeroizable Master Key Write Soft Lock When set prevents any writes (software and hardware) to the ZMK registers and the ZMK_HWP ZMK_VAL and ZMK_ECC_EN fields of the LPMKCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "HPCOMR,SNVS_HP Command Register"
|
|
bitfld.long 0x00 31. "NPSWA_EN,Non-Privileged Software Access Enable When set allows non-privileged software to access all SNVS registers including those that are privileged software read/write access only" "0,1"
|
|
bitfld.long 0x00 19. "HAC_STOP,High Assurance Counter Stop This bit can be set only when SSM is in soft fail state" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "HAC_CLEAR,High Assurance Counter Clear When set it clears the High Assurance Counter Register" "0: NO_ACTION,1: Clear the HAC"
|
|
bitfld.long 0x00 17. "HAC_LOAD,High Assurance Counter Load When set it loads the High Assurance Counter Register with the value of the High Assurance Counter Load Register" "0: NO_ACTION,1: Load the HAC"
|
|
newline
|
|
bitfld.long 0x00 16. "HAC_EN,High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state" "0: High Assurance Counter is disabled,1: High Assurance Counter is enabled"
|
|
bitfld.long 0x00 13. "MKS_EN,Master Key Select Enable When not set the one time programmable (OTP) master key is selected by default" "0: OTP master key is selected as an SNVS master..,1: SNVS master key is selected according to the.."
|
|
newline
|
|
bitfld.long 0x00 12. "PROG_ZMK,Program Zeroizable Master Key This bit activates ZMK hardware programming mechanism" "0: NO_ACTION,1: Activate hardware key programming mechanism"
|
|
bitfld.long 0x00 10. "SW_LPSV,LP Software Security Violation When set SNVS_LP treats this bit as a security violation" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "SW_FSV,Software Fatal Security Violation When set the system security monitor treats this bit as a fatal security violation" "0,1"
|
|
bitfld.long 0x00 8. "SW_SV,Software Security Violation When set the system security monitor treats this bit as a non-fatal security violation" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "LP_SWR_DIS,LP Software Reset Disable When set disables the LP software reset" "0: LP software reset is enabled,1: LP software reset is disabled"
|
|
bitfld.long 0x00 4. "LP_SWR,LP Software Reset When set to 1 most registers in the SNVS_LP section are reset but the following registers are not reset by an LP software reset: Monotonic Counter Secure Real Time Counter Time Alarm Register This bit cannot be set when the.." "0: NO_ACTION,1: Reset LP section"
|
|
newline
|
|
bitfld.long 0x00 2. "SSM_SFNS_DIS,SSM Soft Fail to Non-Secure State Transition Disable When set it disables the SSM transition from soft fail to non-secure state" "0: Soft Fail to Non-Secure State transition is..,1: Soft Fail to Non-Secure State transition is.."
|
|
bitfld.long 0x00 1. "SSM_ST_DIS,SSM Secure to Trusted State Transition Disable When set disables the SSM transition from secure to trusted state" "0: Secure to Trusted State transition is enabled,1: Secure to Trusted State transition is disabled"
|
|
newline
|
|
bitfld.long 0x00 0. "SSM_ST,SSM State Transition Transition state of the system security monitor" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "HPCR,SNVS_HP Control Register"
|
|
bitfld.long 0x00 27. "BTN_MASK,Button interrupt mask" "0,1"
|
|
bitfld.long 0x00 24.--26. "BTN_CONFIG,Button Configuration" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16. "HP_TS,HP Time Synchronize" "0: NO_ACTION,1: Synchronize the HP Time Counter to the LP.."
|
|
bitfld.long 0x00 10.--14. "HPCALB_VAL,HP Calibration Value Defines signed calibration value for the HP Real Time Counter" "0: +0 counts per each 32768 ticks of the counter,1: +1 counts per each 32768 ticks of the counter,2: +2 counts per each 32768 ticks of the counter,?,?,?,?,?,?,?,?,?,?,?,?,15: +15 counts per each 32768 ticks of the counter,16: -16 counts per each 32768 ticks of the counter,17: -15 counts per each 32768 ticks of the counter,?,?,?,?,?,?,?,?,?,?,?,?,30: -2 counts per each 32768 ticks of the counter,31: -1 counts per each 32768 ticks of the counter"
|
|
newline
|
|
bitfld.long 0x00 8. "HPCALB_EN,HP Real Time Counter Calibration Enabled Indicates that the time calibration mechanism is enabled" "0: HP Timer calibration disabled,1: HP Timer calibration enabled"
|
|
bitfld.long 0x00 4.--7. "PI_FREQ,Periodic Interrupt Frequency Defines frequency of the periodic interrupt" "0: - bit 0 of the HPRTCLR is selected as a..,1: - bit 1 of the HPRTCLR is selected as a..,2: - bit 2 of the HPRTCLR is selected as a..,3: - bit 3 of the HPRTCLR is selected as a..,4: - bit 4 of the HPRTCLR is selected as a..,5: - bit 5 of the HPRTCLR is selected as a..,6: - bit 6 of the HPRTCLR is selected as a..,7: - bit 7 of the HPRTCLR is selected as a..,8: - bit 8 of the HPRTCLR is selected as a..,9: - bit 9 of the HPRTCLR is selected as a..,10: - bit 10 of the HPRTCLR is selected as a..,11: - bit 11 of the HPRTCLR is selected as a..,12: - bit 12 of the HPRTCLR is selected as a..,13: - bit 13 of the HPRTCLR is selected as a..,14: - bit 14 of the HPRTCLR is selected as a..,15: - bit 15 of the HPRTCLR is selected as a.."
|
|
newline
|
|
bitfld.long 0x00 3. "PI_EN,HP Periodic Interrupt Enable The periodic interrupt can be generated only if the HP Real Time Counter is enabled" "0: HP Periodic Interrupt is disabled,1: HP Periodic Interrupt is enabled"
|
|
bitfld.long 0x00 2. "DIS_PI,Disable periodic interrupt in the functional interrupt" "0: Periodic interrupt will trigger a functional..,1: Disable periodic interrupt in the function.."
|
|
newline
|
|
bitfld.long 0x00 1. "HPTA_EN,HP Time Alarm Enable When set the time alarm interrupt is generated if the value in the HP Time Alarm Registers is equal to the value of the HP Real Time Counter" "0: HP Time Alarm Interrupt is disabled,1: HP Time Alarm Interrupt is enabled"
|
|
bitfld.long 0x00 0. "RTC_EN,HP Real Time Counter Enable" "0: RTC is disabled,1: RTC is enabled"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "HPSICR,SNVS_HP Security Interrupt Control Register"
|
|
bitfld.long 0x00 31. "LPSVI_EN,LP Security Violation Interrupt Enable This bit enables generating of the security interrupt to the host processor upon security violation signal from the LP section" "0: LP Security Violation Interrupt is Disabled,1: LP Security Violation Interrupt is Enabled"
|
|
bitfld.long 0x00 5. "OCOTP_EN,OCOTP attack error Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the OCOTP attack error security violation" "0: OCOTP attack error Interrupt is Disabled,1: OCOTP attack error Interrupt is Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "SRC_EN,Internal Boot Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Internal Boot security violation" "0: Internal Boot Interrupt is Disabled,1: Internal Boot Interrupt is Enabled"
|
|
bitfld.long 0x00 2. "WDOG2_EN,Watchdog 2 Reset Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Watchdog 2 Reset security violation" "0: Watchdog 2 Reset Interrupt is Disabled,1: Watchdog 2 Reset Interrupt is Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "JTAGC_EN,JTAG Active Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the JTAG Active security violation" "0: JTAG Active Interrupt is Disabled,1: JTAG Active Interrupt is Enabled"
|
|
bitfld.long 0x00 0. "CAAM_EN,CAAM Security Violation Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the CAAM Security Violation security violation" "0: CAAM Security Violation Interrupt is Disabled,1: CAAM Security Violation Interrupt is Enabled"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "HPSVCR,SNVS_HP Security Violation Control Register"
|
|
bitfld.long 0x00 30.--31. "LPSV_CFG,LP Security Violation Configuration This field configures the LP security violation source" "0: LP security violation is disabled,1: LP security violation is a non-fatal violation,2: LP security violation is a fatal violation,3: LP security violation is a fatal violation"
|
|
bitfld.long 0x00 5.--6. "OCOTP_CFG,OCOTP attack error Security Violation Configuration This field configures the OCOTP attack error Security Violation Input" "0: OCOTP attack error is disabled,1: OCOTP attack error is a non-fatal violation,2: OCOTP attack error is a fatal violation,3: OCOTP attack error is a fatal violation"
|
|
newline
|
|
bitfld.long 0x00 4. "SRC_CFG,Internal Boot Security Violation Configuration This field configures the Internal Boot Security Violation Input" "0: Internal Boot is a non-fatal violation,1: Internal Boot is a fatal violation"
|
|
bitfld.long 0x00 2. "WDOG2_CFG,Watchdog 2 Reset Security Violation Configuration This field configures the Watchdog 2 Reset Security Violation Input" "0: Watchdog 2 Reset is a non-fatal violation,1: Watchdog 2 Reset is a fatal violation"
|
|
newline
|
|
bitfld.long 0x00 1. "JTAGC_CFG,JTAG Active Security Violation Configuration This field configures the JTAG Active Security Violation Input" "0: JTAG Active is a non-fatal violation,1: JTAG Active is a fatal violation"
|
|
bitfld.long 0x00 0. "CAAM_CFG,CAAM Security Violation Security Violation Configuration This field configures the CAAM Security Violation Security Violation Input" "0: CAAM Security Violation is a non-fatal..,1: CAAM Security Violation is a fatal violation"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "HPSR,SNVS_HP Status Register"
|
|
rbitfld.long 0x00 31. "ZMK_ZERO,Zeroizable Master Key is Equal to Zero" "0: The ZMK is not zero,1: The ZMK is zero"
|
|
rbitfld.long 0x00 27. "OTPMK_ZERO,One Time Programmable Master Key is Equal to Zero" "0: The OTPMK is not zero,1: The OTPMK is zero"
|
|
newline
|
|
rbitfld.long 0x00 15. "SYS_SECURE_BOOT,System Secure Boot If SYS_SECURE_BOOT is 1 the chip boots from internal ROM" "0,1"
|
|
rbitfld.long 0x00 12.--14. "SYS_SECURITY_CFG,System Security Configuration This field reflects the three security configuration inputs to SNVS" "0: Fab Configuration - the default configuration..,1: Open Configuration - the configuration after..,?,3: Closed Configuration - the configuration..,?,?,?,7: Field Return Configuration - the.."
|
|
newline
|
|
rbitfld.long 0x00 8.--11. "SSM_STATE,System Security Monitor State This field contains the encoded state of the SSM's state machine" "0: INIT,1: HARD_FAIL,?,3: SOFT_FAIL,?,?,?,?,8: Init Intermediate (transition state between..,9: CHECK,?,11: NON_SECURE,?,13: TRUSTED,?,15: SECURE"
|
|
eventfld.long 0x00 7. "BI,Button Interrupt Signal ipi_snvs_btn_int_b was asserted" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 6. "BTN,Button Value of the BTN input" "0,1"
|
|
rbitfld.long 0x00 4. "LPDIS,Low Power Disable If 1 the low power section has been disabled by means of an input signal to SNVS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "PI,Periodic Interrupt Indicates that periodic interrupt has occurred since this bit was last cleared" "0: No periodic interrupt occurred,1: A periodic interrupt occurred"
|
|
eventfld.long 0x00 0. "HPTA,HP Time Alarm Indicates that the HP Time Alarm has occurred since this bit was last cleared" "0: No time alarm interrupt occurred,1: A time alarm interrupt occurred"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "HPSVSR,SNVS_HP Security Violation Status Register"
|
|
rbitfld.long 0x00 31. "LP_SEC_VIO,LP Security Violation A security volation was detected in the SNVS low power section" "0,1"
|
|
eventfld.long 0x00 27. "ZMK_ECC_FAIL,Zeroizable Master Key Error Correcting Code Check Failure When set this bit triggers a bad key violation to the SSM and a security violation to the SNVS_LP section which clears security sensitive data" "0: ZMK ECC Failure was not detected,1: ZMK ECC Failure was detected"
|
|
newline
|
|
hexmask.long.word 0x00 16.--24. 1. "ZMK_SYNDROME,Zeroizable Master Key Syndrome The ZMK syndrome indicates the single-bit error location and parity for the ZMK register"
|
|
rbitfld.long 0x00 15. "SW_LPSV,LP Software Security Violation This bit is a read-only copy of the SW_LPSV bit in the HP Command Register" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 14. "SW_FSV,Software Fatal Security Violation This bit is a read-only copy of the SW_FSV bit in the HP Command Register" "0,1"
|
|
rbitfld.long 0x00 13. "SW_SV,Software Security Violation This bit is a read-only copy of the SW_SV bit in the HP Command Register" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "OCOTP,OCOTP attack error security violation was detected" "0: No OCOTP attack error security violation was..,1: OCOTP attack error security violation was.."
|
|
eventfld.long 0x00 4. "SRC,Internal Boot security violation was detected" "0: No Internal Boot security violation was..,1: Internal Boot security violation was detected"
|
|
newline
|
|
eventfld.long 0x00 2. "WDOG2,Watchdog 2 Reset security violation was detected" "0: No Watchdog 2 Reset security violation was..,1: Watchdog 2 Reset security violation was.."
|
|
eventfld.long 0x00 1. "JTAGC,JTAG Active security violation was detected" "0: No JTAG Active security violation was detected,1: JTAG Active security violation was detected"
|
|
newline
|
|
eventfld.long 0x00 0. "CAAM,CAAM Security Violation security violation was detected" "0: No CAAM Security Violation security violation..,1: CAAM Security Violation security violation.."
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "HPHACIVR,SNVS_HP High Assurance Counter IV Register"
|
|
hexmask.long 0x00 0.--31. 1. "HAC_COUNTER_IV,High Assurance Counter Initial Value This register is used to set the starting count value to the high assurance counter"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "HPHACR,SNVS_HP High Assurance Counter Register"
|
|
hexmask.long 0x00 0.--31. 1. "HAC_COUNTER,High Assurance Counter When the HAC_EN bit is set and the SSM is in the soft fail state this counter starts to count down with the system clock"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "HPRTCMR,SNVS_HP Real Time Counter MSB Register"
|
|
hexmask.long.word 0x00 0.--14. 1. "RTC,HP Real Time Counter The most-significant 15 bits of the RTC"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "HPRTCLR,SNVS_HP Real Time Counter LSB Register"
|
|
hexmask.long 0x00 0.--31. 1. "RTC,HP Real Time Counter least-significant 32 bits"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "HPTAMR,SNVS_HP Time Alarm MSB Register"
|
|
hexmask.long.word 0x00 0.--14. 1. "HPTA_MS,HP Time Alarm most-significant 15 bits"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "HPTALR,SNVS_HP Time Alarm LSB Register"
|
|
hexmask.long 0x00 0.--31. 1. "HPTA_LS,HP Time Alarm 32 least-significant bits"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "LPLR,SNVS_LP Lock Register"
|
|
bitfld.long 0x00 28. "AT5_HL,Active Tamper 5 Hard Lock When set prevents any writes to the Active Tamper 5 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 27. "AT4_HL,Active Tamper 4 Hard Lock When set prevents any writes to the Active Tamper 4 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 26. "AT3_HL,Active Tamper 3 Hard Lock When set prevents any writes to the Active Tamper 3 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 25. "AT2_HL,Active Tamper 2 Hard Lock When set prevents any writes to the Active Tamper 2 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 24. "AT1_HL,Active Tamper 1 Hard Lock When set prevents any writes to the Active Tamper 1 registers" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 9. "MKS_HL,Master Key Select Hard Lock When set prevents any writes to the MASTER_KEY_SEL field of the LP Master Key Control Register" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 8. "LPSECR_HL,LP Security Events Configuration Register Hard Lock When set prevents any writes to the LPSECR" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 7. "LPTGFCR_HL,LP Tamper Glitch Filter Configuration Register Hard Lock When set prevents any writes to the LPTGFCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 6. "LPSVCR_HL,LP Security Violation Control Register Hard Lock When set prevents any writes to the LPSVCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 5. "GPR_HL,General Purpose Register Hard Lock When set prevents any writes to the GPR" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 4. "MC_HL,Monotonic Counter Hard Lock When set prevents any writes (increments) to the MC Registers and MC_ENV bit" "0: Write access (increment) is allowed,1: Write access (increment) is not allowed"
|
|
bitfld.long 0x00 3. "LPCALB_HL,LP Calibration Hard Lock When set prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)" "0: Write access is allowed,1: Write access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 2. "SRTC_HL,Secure Real Time Counter Hard Lock When set prevents any writes to the SRTC registers SRTC_ENV and SRTC_INV_EN bits" "0: Write access is allowed,1: Write access is not allowed"
|
|
bitfld.long 0x00 1. "ZMK_RHL,Zeroizable Master Key Read Hard Lock When set prevents any software reads to the ZMK registers and ZMK_ECC_VALUE field of the LPMKCR" "0: Read access is allowed (only in software..,1: Read access is not allowed"
|
|
newline
|
|
bitfld.long 0x00 0. "ZMK_WHL,Zeroizable Master Key Write Hard Lock When set prevents any writes (software and hardware) to the ZMK registers and ZMK_HWP ZMK_VAL and ZMK_ECC_EN fields of the LPMKCR" "0: Write access is allowed,1: Write access is not allowed"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "LPCR,SNVS_LP Control Register"
|
|
bitfld.long 0x00 24. "GPR_Z_DIS,General Purpose Registers Zeroization Disable" "0,1"
|
|
bitfld.long 0x00 23. "PK_OVERRIDE,PMIC On Request Override The value written to PK_OVERRIDE will be asserted on output signal snvs_lp_pk_override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "PK_EN,PMIC On Request Enable The value written to PK_EN will be asserted on output signal snvs_lp_pk_en" "0,1"
|
|
bitfld.long 0x00 20.--21. "ON_TIME,The ON_TIME field is used to configure the period of time after BTN is asserted before pmic_en_b is asserted to turn on the SoC power" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "DEBOUNCE,This field configures the amount of debounce time for the BTN input signal" "0,1,2,3"
|
|
bitfld.long 0x00 16.--17. "BTN_PRESS_TIME,This field configures the button press time out values for the PMIC Logic" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 10.--14. "LPCALB_VAL,LP Calibration Value Defines signed calibration value for SRTC" "0: +0 counts per each 32768 ticks of the counter..,1: +1 counts per each 32768 ticks of the counter..,2: +2 counts per each 32768 ticks of the counter..,?,?,?,?,?,?,?,?,?,?,?,?,15: +15 counts per each 32768 ticks of the..,16: -16 counts per each 32768 ticks of the..,17: -15 counts per each 32768 ticks of the..,?,?,?,?,?,?,?,?,?,?,?,?,30: -2 counts per each 32768 ticks of the..,31: -1 counts per each 32768 ticks of the.."
|
|
bitfld.long 0x00 8. "LPCALB_EN,LP Calibration Enable When set enables the SRTC calibration mechanism" "0: SRTC Time calibration is disabled,1: SRTC Time calibration is enabled"
|
|
newline
|
|
bitfld.long 0x00 7. "LVD_EN,Digital Low-Voltage Event Enable By default the detection of a low-voltage event does not cause the pmic_en_b signal to be asserted" "0,1"
|
|
bitfld.long 0x00 6. "TOP,Turn off System Power Asserting this bit causes a signal to be sent to the Power Management IC to turn off the system power" "0: Leave system power on,1: Turn off system power"
|
|
newline
|
|
bitfld.long 0x00 5. "DP_EN,Dumb PMIC Enabled When set software can control the system power" "0: Smart PMIC enabled,1: Dumb PMIC enabled"
|
|
bitfld.long 0x00 4. "SRTC_INV_EN,If this bit is 1 in the case of a security violation the SRTC stops counting and the SRTC is invalidated (SRTC_ENV bit is cleared)" "0: SRTC stays valid in the case of security..,1: SRTC is invalidated in the case of security.."
|
|
newline
|
|
bitfld.long 0x00 3. "LPWUI_EN,LP Wake-Up Interrupt Enable This interrupt line should be connected to the external pin and is intended to inform the external chip about an SNVS_LP event (tamper event MC rollover SRTC rollover or time alarm )" "0,1"
|
|
bitfld.long 0x00 2. "MC_ENV,Monotonic Counter Enabled and Valid When set the MC can be incremented (by write transaction to the LPSMCMR or LPSMCLR)" "0: MC is disabled or invalid,1: MC is enabled and valid"
|
|
newline
|
|
bitfld.long 0x00 1. "LPTA_EN,LP Time Alarm Enable When set the SNVS functional interrupt is asserted if the LP Time Alarm Register is equal to the 32 MSBs of the secure real time counter" "0: LP time alarm interrupt is disabled,1: LP time alarm interrupt is enabled"
|
|
bitfld.long 0x00 0. "SRTC_ENV,Secure Real Time Counter Enabled and Valid When set the SRTC becomes operational" "0: SRTC is disabled or invalid,1: SRTC is enabled and valid"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "LPMKCR,SNVS_LP Master Key Control Register"
|
|
hexmask.long.word 0x00 7.--15. 1. "ZMK_ECC_VALUE,Zeroizable Master Key Error Correcting Code Value This field is automatically calculated and set when one is written into ZMK_ECC_EN bit of this register"
|
|
bitfld.long 0x00 4. "ZMK_ECC_EN,Zeroizable Master Key Error Correcting Code Check Enable Writing one to this field automatically calculates and sets the ZMK ECC value in the ZMK_ECC_VALUE field of this register" "0: ZMK ECC check is disabled,1: ZMK ECC check is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "ZMK_VAL,Zeroizable Master Key Valid When set the ZMK value can be selected by the master key control block for use by cryptographic modules" "0: ZMK is not valid,1: ZMK is valid"
|
|
bitfld.long 0x00 2. "ZMK_HWP,Zeroizable Master Key hardware Programming mode When set only the hardware key programming mechanism can set the ZMK and software cannot read it" "0: ZMK is in the software programming mode,1: ZMK is in the hardware programming mode"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "MASTER_KEY_SEL,Master Key Select These bits select the SNVS Master Key output when Master Key Select bits are enabled by MKS_EN bit in the HPCOMR" "0: Select one time programmable master key,1: Select one time programmable master key,2: Select zeroizable master key when MKS_EN bit..,3: Select combined master key when MKS_EN bit is.."
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "LPSVCR,SNVS_LP Security Violation Control Register"
|
|
bitfld.long 0x00 5. "OCOTP_EN,OCOTP attack error Enable This bit enables OCOTP attack error Input" "0: OCOTP attack error is disabled in the LP domain,1: OCOTP attack error is enabled in the LP domain"
|
|
bitfld.long 0x00 4. "SRC_EN,Internal Boot Enable This bit enables Internal Boot Input" "0: Internal Boot is disabled in the LP domain,1: Internal Boot is enabled in the LP domain"
|
|
newline
|
|
bitfld.long 0x00 2. "WDOG2_EN,Watchdog 2 Reset Enable This bit enables Watchdog 2 Reset Input" "0: Watchdog 2 Reset is disabled in the LP domain,1: Watchdog 2 Reset is enabled in the LP domain"
|
|
bitfld.long 0x00 1. "JTAGC_EN,JTAG Active Enable This bit enables JTAG Active Input" "0: JTAG Active is disabled in the LP domain,1: JTAG Active is enabled in the LP domain"
|
|
newline
|
|
bitfld.long 0x00 0. "CAAM_EN,CAAM Security Violation Enable This bit enables CAAM Security Violation Input" "0: CAAM Security Violation is disabled in the LP..,1: CAAM Security Violation is enabled in the LP.."
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "LPTGFCR,SNVS_LP Tamper Glitch Filters Configuration Register"
|
|
bitfld.long 0x00 31. "ETGF2_EN,External Tamper Glitch Filter 2 Enable When set enables the external tamper glitch filter 2" "0: External tamper glitch filter 2 is bypassed,1: External tamper glitch filter 2 is enabled"
|
|
hexmask.long.byte 0x00 24.--30. 1. "ETGF2,External Tamper Glitch Filter 2 Configures the length of the digital glitch filter for the external tamper 2 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 23. "ETGF1_EN,External Tamper Glitch Filter 1 Enable When set enables the external tamper glitch filter 1" "0: External tamper glitch filter 1 is bypassed,1: External tamper glitch filter 1 is enabled"
|
|
hexmask.long.byte 0x00 16.--22. 1. "ETGF1,External Tamper Glitch Filter 1 Configures the length of the digital glitch filter for the external tamper 1 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 7. "WMTGF_EN,Wire-Mesh Tamper Glitch Filter Enable When set enables the wire-mesh tamper glitch filter" "0: Wire-mesh tamper glitch filter is bypassed,1: Wire-mesh tamper glitch filter is enabled"
|
|
bitfld.long 0x00 0.--4. "WMTGF,Wire-Mesh Tamper Glitch Filter Configures the length of the digital glitch filter for the wire-mesh tamper 1 and 2 pins between 1 and 63 SRTC clock cycles" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "LPTDCR,SNVS_LP Tamper Detect Configuration Register"
|
|
bitfld.long 0x00 28. "OSCB,Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted" "0: Normal SRTC clock oscillator not bypassed,1: Normal SRTC clock oscillator bypassed"
|
|
bitfld.long 0x00 24.--26. "VRC,Voltage Reference Configuration These configuration bits are wired as an output of the module" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 20.--22. "HTDC,High Temperature Detect Configuration These configuration bits are wired as an output of the module" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 16.--18. "LTDC,Low Temp Detect Configuration These configuration bits are wired as an output of the module" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 15. "POR_OBSERV,Power On Reset (POR) Observability Flop The asynchronous reset input of this flop is connected directly to the output of the POR analog circuitry (external to the SNVS" "0,1"
|
|
bitfld.long 0x00 14. "PFD_OBSERV,System Power Fail Detector (PFD) Observability Flop The asynchronous reset input of this flop is connected directly to the inverted output of the PFD analog circuitry (external to the SNVS block)" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "ET2P,External Tampering 2 Polarity This bit is used to determine the polarity of external tamper 2" "0: External tamper 2 is active low,1: External tamper 2 is active high"
|
|
bitfld.long 0x00 11. "ET1P,External Tampering 1 Polarity This bit is used to determine the polarity of external tamper 1" "0: External tamper 1 is active low,1: External tamper 1 is active high"
|
|
newline
|
|
bitfld.long 0x00 10. "ET2_EN,External Tampering 2 Enable When set external tampering 2 detection generates an LP security violation" "0: External tamper 2 is disabled,1: External tamper 2 is enabled"
|
|
bitfld.long 0x00 9. "ET1_EN,External Tampering 1 Enable When set external tampering 1 detection generates an LP security violation" "0: External tamper 1 is disabled,1: External tamper 1 is enabled"
|
|
newline
|
|
bitfld.long 0x00 8. "WMT2_EN,Wire-Mesh Tampering 2 Enable When set wire-mesh tampering 2 detection generates an LP security violation" "0: Wire-mesh tamper 2 is disabled,1: Wire-mesh tamper 2 is enabled"
|
|
bitfld.long 0x00 7. "WMT1_EN,Wire-Mesh Tampering 1 Enable When set wire-mesh tampering 1 detection generates an LP security violation" "0: Wire-mesh tamper 1 is disabled,1: Wire-mesh tamper 1 is enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "VT_EN,Voltage Tamper Enable Voltage Tamper Enable should be enabled 500 us after setting SCSC_SOSC_CTR [VOLT_TEMP_TAMPER_EN]" "0: Voltage tamper is disabled,1: Voltage tamper is enabled"
|
|
bitfld.long 0x00 5. "TT_EN,Temperature Tamper Enable When set a temperature monitor tamper generates an LP security violation" "0: Temperature tamper is disabled,1: Temperature tamper is enabled"
|
|
newline
|
|
bitfld.long 0x00 4. "CT_EN,Clock Tamper Enable When set a clock monitor tamper generates an LP security violation" "0: Clock tamper is disabled,1: Clock tamper is enabled"
|
|
bitfld.long 0x00 2. "MCR_EN,MC Rollover Enable When set an MC Rollover event generates an LP security violation" "0: MC rollover is disabled,1: MC rollover is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "SRTCR_EN,SRTC Rollover Enable When set an SRTC rollover event generates an LP security violation" "0: SRTC rollover is disabled,1: SRTC rollover is enabled"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "LPSR,SNVS_LP Status Register"
|
|
rbitfld.long 0x00 31. "LPS,LP Section is Secured Indicates that the LP section is provisioned/programmed in the secure or trusted state" "0: LP section was not programmed in secure or..,1: LP section was programmed in secure or.."
|
|
rbitfld.long 0x00 30. "LPNS,LP Section is Non-Secured Indicates that LP section was provisioned/programmed in the non-secure state" "0: LP section was not programmed in the..,1: LP section was programmed in the non-secure.."
|
|
newline
|
|
eventfld.long 0x00 18. "SPOF,Set Power Off The SPO bit is set when the power button is pressed longer than the configured debounce time" "0: Set Power Off was not detected,1: Set Power Off was detected"
|
|
eventfld.long 0x00 17. "EO,Emergency Off This bit is set when a power off is requested" "0: Emergency off was not detected,1: Emergency off was detected"
|
|
newline
|
|
eventfld.long 0x00 16. "ESVD,External Security Violation Detected Indicates that a security violation is detected on one of the HP security violation ports" "0: No external security violation,1: External security violation is detected"
|
|
eventfld.long 0x00 10. "ET2D,External Tampering 2 Detected" "0: External tampering 2 not detected,1: External tampering 2 detected"
|
|
newline
|
|
eventfld.long 0x00 9. "ET1D,External Tampering 1 Detected" "0: External tampering 1 not detected,1: External tampering 1 detected"
|
|
eventfld.long 0x00 8. "WMT2D,Wire-Mesh Tampering 2 Detected" "0: Wire-mesh tampering 2 not detected,1: Wire-mesh tampering 2 detected"
|
|
newline
|
|
eventfld.long 0x00 7. "WMT1D,Wire-Mesh Tampering 1 Detected" "0: Wire-mesh tampering 1 not detected,1: Wire-mesh tampering 1 detected"
|
|
eventfld.long 0x00 6. "VTD,Voltage Tampering Detected" "0: Voltage tampering not detected,1: Voltage tampering detected"
|
|
newline
|
|
eventfld.long 0x00 5. "TTD,Temperature Tamper Detected" "0: No temperature tamper,1: Temperature tamper is detected"
|
|
eventfld.long 0x00 4. "CTD,Clock Tampering Detected" "0: No clock tamper,1: Clock tamper is detected"
|
|
newline
|
|
eventfld.long 0x00 3. "LVD,Digital Low Voltage Event Detected" "0: No low voltage event detected,1: Low voltage event is detected"
|
|
eventfld.long 0x00 2. "MCR,Monotonic Counter Rollover" "0: MC has not reached its maximum value,1: MC has reached its maximum value"
|
|
newline
|
|
eventfld.long 0x00 1. "SRTCR,Secure Real Time Counter Rollover" "0: SRTC has not reached its maximum value,1: SRTC has reached its maximum value"
|
|
eventfld.long 0x00 0. "LPTA,LP Time Alarm" "0: No time alarm interrupt occurred,1: A time alarm interrupt occurred"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "LPSRTCMR,SNVS_LP Secure Real Time Counter MSB Register"
|
|
hexmask.long.word 0x00 0.--14. 1. "SRTC,LP Secure Real Time Counter The most-significant 15 bits of the SRTC"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "LPSRTCLR,SNVS_LP Secure Real Time Counter LSB Register"
|
|
hexmask.long 0x00 0.--31. 1. "SRTC,LP Secure Real Time Counter least-significant 32 bits This register can be programmed only when SRTC is not active and not locked meaning the SRTC_ENV SRTC_SL and SRTC_HL bits are not set"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "LPTAR,SNVS_LP Time Alarm Register"
|
|
hexmask.long 0x00 0.--31. 1. "LPTA,LP Time Alarm This register can be programmed only when the LP time alarm is disabled (LPTA_EN bit is not set)"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "LPSMCMR,SNVS_LP Secure Monotonic Counter MSB Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "MC_ERA_BITS,Monotonic Counter Era Bits These bits are inputs to the module and typically connect to fuses"
|
|
hexmask.long.word 0x00 0.--15. 1. "MON_COUNTER,Monotonic Counter most-significant 16 Bits Note that writing to this register does not change the value of this field to the value that was written"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "LPSMCLR,SNVS_LP Secure Monotonic Counter LSB Register"
|
|
hexmask.long 0x00 0.--31. 1. "MON_COUNTER,Monotonic Counter bits Note that writing to this register does not change the value of this field to the value that was written"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "LPLVDR,SNVS_LP Digital Low-Voltage Detector Register"
|
|
hexmask.long 0x00 0.--31. 1. "LVD,Low-Voltage Detector Value"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "LPGPR0_legacy_alias,SNVS_LP General Purpose Register 0 (legacy alias)"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,General Purpose Register When GPR_SL or GPR_HL bit is set the register cannot be programmed"
|
|
repeat 8. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x6C)++0x03
|
|
line.long 0x00 "LPZMKR[$1],SNVS_LP Zeroizable Master Key Register $1"
|
|
hexmask.long 0x00 0.--31. 1. "ZMK,Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value"
|
|
repeat.end
|
|
repeat 4. (increment 0 1) (increment 0 0x4)
|
|
group.long ($2+0x90)++0x03
|
|
line.long 0x00 "LPGPR_alias[$1],SNVS_LP General Purpose Registers 0"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,General Purpose Register When GPR_SL or GPR_HL bit is set the register cannot be programmed"
|
|
repeat.end
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "LPTDC2R,SNVS_LP Tamper Detectors Config 2 Register"
|
|
bitfld.long 0x00 23. "ET10P,External Tampering 10 Polarity This bit is used to determine the polarity of external tamper 10" "0: External tamper 10 is active low,1: External tamper 10 is active high"
|
|
bitfld.long 0x00 22. "ET9P,External Tampering 9 Polarity This bit is used to determine the polarity of external tamper 9" "0: External tamper 9 is active low,1: External tamper 9 is active high"
|
|
newline
|
|
bitfld.long 0x00 21. "ET8P,External Tampering 8 Polarity This bit is used to determine the polarity of external tamper 8" "0: External tamper 8 is active low,1: External tamper 8 is active high"
|
|
bitfld.long 0x00 20. "ET7P,External Tampering 7 Polarity This bit is used to determine the polarity of external tamper 7" "0: External tamper 7 is active low,1: External tamper 7 is active high"
|
|
newline
|
|
bitfld.long 0x00 19. "ET6P,External Tampering 6 Polarity This bit is used to determine the polarity of external tamper 6" "0: External tamper 6 is active low,1: External tamper 6 is active high"
|
|
bitfld.long 0x00 18. "ET5P,External Tampering 5 Polarity This bit is used to determine the polarity of external tamper 5" "0: External tamper 5 is active low,1: External tamper 5 is active high"
|
|
newline
|
|
bitfld.long 0x00 17. "ET4P,External Tampering 4 Polarity This bit is used to determine the polarity of external tamper 4" "0: External tamper 4 is active low,1: External tamper 4 is active high"
|
|
bitfld.long 0x00 16. "ET3P,External Tampering 3 Polarity This bit is used to determine the polarity of external tamper 3" "0: External tamper 3 active low,1: External tamper 3 active high"
|
|
newline
|
|
bitfld.long 0x00 7. "ET10_EN,External Tampering 10 Enable When set external tampering 10 detection generates an LP security violation" "0: External tamper 10 is disabled,1: External tamper 10 is enabled"
|
|
bitfld.long 0x00 6. "ET9_EN,External Tampering 9 Enable When set external tampering 9 detection generates an LP security violation" "0: External tamper 9 is disabled,1: External tamper 9 is enabled"
|
|
newline
|
|
bitfld.long 0x00 5. "ET8_EN,External Tampering 8 Enable When set external tampering 8 detection generates an LP security violation" "0: External tamper 8 is disabled,1: External tamper 8 is enabled"
|
|
bitfld.long 0x00 4. "ET7_EN,External Tampering 7 Enable When set external tampering 7 detection generates an LP security violation" "0: External tamper 7 is disabled,1: External tamper 7 is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "ET6_EN,External Tampering 6 Enable When set external tampering 6 detection generates an LP security violation" "0: External tamper 6 is disabled,1: External tamper 6 is enabled"
|
|
bitfld.long 0x00 2. "ET5_EN,External Tampering 5 Enable When set external tampering 5 detection generates an LP security violation" "0: External tamper 5 is disabled,1: External tamper 5 is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "ET4_EN,External Tampering 4 Enable When set external tampering 4 detection generates an LP security violation" "0: External tamper 4 is disabled,1: External tamper 4 is enabled"
|
|
bitfld.long 0x00 0. "ET3_EN,External Tampering 3 Enable When set external tampering 3 detection generates an LP security violation" "0: External tamper 3 is disabled,1: External tamper 3 is enabled"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "LPTDSR,SNVS_LP Tamper Detectors Status Register"
|
|
eventfld.long 0x00 7. "ET10D,External Tampering 10 Detected" "0: External tamper 10 is not detected,1: External tamper 10 is detected"
|
|
eventfld.long 0x00 6. "ET9D,External Tampering 9 Enable When set external tampering 9 detection generates an LP security violation" "0: External tamper 9 is not detected,1: External tamper 9 is detected"
|
|
newline
|
|
eventfld.long 0x00 5. "ET8D,External Tampering 8 Detected" "0: External tamper 8 is not detected,1: External tamper 8 is detected"
|
|
eventfld.long 0x00 4. "ET7D,External Tampering 7 Detected" "0: External tamper 7 is not detected,1: External tamper 7 is detected"
|
|
newline
|
|
eventfld.long 0x00 3. "ET6D,External Tampering 6 Detected" "0: External tamper 6 is not detected,1: External tamper 6 is detected"
|
|
eventfld.long 0x00 2. "ET5D,External Tampering 5 Detected" "0: External tamper 5 is not detected,1: External tamper 5 is detected"
|
|
newline
|
|
eventfld.long 0x00 1. "ET4D,External Tampering 4 Detected" "0: External tamper 4 is not detected,1: External tamper 4 is detected"
|
|
eventfld.long 0x00 0. "ET3D,External Tampering 3 Detected" "0: External tamper 3 is not detected,1: External tamper 3 is detected"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "LPTGF1CR,SNVS_LP Tamper Glitch Filter 1 Configuration Register"
|
|
bitfld.long 0x00 31. "ETGF6_EN,External Tamper Glitch Filter 6 Enable When set enables the external tamper glitch filter 6" "0: External tamper glitch filter 6 is bypassed,1: External tamper glitch filter 6 is enabled"
|
|
hexmask.long.byte 0x00 24.--30. 1. "ETGF6,External Tamper Glitch Filter 6 Configures the length of the digital glitch filter for the external tamper 6 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 23. "ETGF5_EN,External Tamper Glitch Filter 5 Enable When set enables the external tamper glitch filter 5" "0: External tamper glitch filter 5 is bypassed,1: External tamper glitch filter 5 is enabled"
|
|
hexmask.long.byte 0x00 16.--22. 1. "ETGF5,External Tamper Glitch Filter 5 Configures the length of the digital glitch filter for the external tamper 5 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 15. "ETGF4_EN,External Tamper Glitch Filter 4 Enable When set enables the external tamper glitch filter 4" "0: External tamper glitch filter 4 is bypassed,1: External tamper glitch filter 4 is enabled"
|
|
hexmask.long.byte 0x00 8.--14. 1. "ETGF4,External Tamper Glitch Filter 4 Configures the length of the digital glitch filter for the external tamper 4 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 7. "ETGF3_EN,External Tamper Glitch Filter 3 Enable When set enables the external tamper glitch filter 3" "0: External tamper glitch filter 3 is bypassed,1: External tamper glitch filter 3 is enabled"
|
|
hexmask.long.byte 0x00 0.--6. 1. "ETGF3,External Tamper Glitch Filter 3 Configures the length of the digital glitch filter for the external tamper 3 pin between 128 and 32640 SRTC clock cycles"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "LPTGF2CR,SNVS_LP Tamper Glitch Filter 2 Configuration Register"
|
|
bitfld.long 0x00 31. "ETGF10_EN,External Tamper Glitch Filter 10 Enable When set enables the external tamper glitch filter 10" "0: External tamper glitch filter 10 is bypassed,1: External tamper glitch filter 10 is enabled"
|
|
hexmask.long.byte 0x00 24.--30. 1. "ETGF10,External Tamper Glitch Filter 10 Configures the length of the digital glitch filter for the external tamper 10 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 23. "ETGF9_EN,External Tamper Glitch Filter 9 Enable When set enables the external tamper glitch filter 9" "0: External tamper glitch filter 9 is bypassed,1: External tamper glitch filter 9 is enabled"
|
|
hexmask.long.byte 0x00 16.--22. 1. "ETGF9,External Tamper Glitch Filter 9 Configures the length of the digital glitch filter for the external tamper 9 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 15. "ETGF8_EN,External Tamper Glitch Filter 8 Enable When set enables the external tamper glitch filter 8" "0: External tamper glitch filter 8 is bypassed,1: External tamper glitch filter 8 is enabled"
|
|
hexmask.long.byte 0x00 8.--14. 1. "ETGF8,External Tamper Glitch Filter 8 Configures the length of the digital glitch filter for the external tamper 8 pin between 128 and 32640 SRTC clock cycles"
|
|
newline
|
|
bitfld.long 0x00 7. "ETGF7_EN,External Tamper Glitch Filter 7 Enable When set enables the external tamper glitch filter 7" "0: External tamper glitch filter 7 is bypassed,1: External tamper glitch filter 7 is enabled"
|
|
hexmask.long.byte 0x00 0.--6. 1. "ETGF7,External Tamper Glitch Filter 7 Configures the length of the digital glitch filter for the external tamper 7 pin between 128 and 32640 SRTC clock cycles"
|
|
wgroup.long 0xC0++0x03
|
|
line.long 0x00 "LPAT1CR,SNVS_LP Active Tamper 1 Configuration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "Polynomial,Active Tamper 1 Polynomial Default Polynomial is 8400h"
|
|
hexmask.long.word 0x00 0.--15. 1. "Seed,Active Tamper 1 Initial Seed Default Seed is 1111h"
|
|
wgroup.long 0xC4++0x03
|
|
line.long 0x00 "LPAT2CR,SNVS_LP Active Tamper 2 Configuration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "Polynomial,Active Tamper 2 Polynomial Default Polynomial is 9C00h"
|
|
hexmask.long.word 0x00 0.--15. 1. "Seed,Active Tamper 2 Initial Seed Default Seed is 2222h"
|
|
wgroup.long 0xC8++0x03
|
|
line.long 0x00 "LPAT3CR,SNVS_LP Active Tamper 3 Configuration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "Polynomial,Active Tamper 3 Polynomial Default Polynomial is CA00h"
|
|
hexmask.long.word 0x00 0.--15. 1. "Seed,Active Tamper 3 Initial Seed Default Seed is 3333h"
|
|
wgroup.long 0xCC++0x03
|
|
line.long 0x00 "LPAT4CR,SNVS_LP Active Tamper 4 Configuration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "Polynomial,Active Tamper 4 Polynomial Default Polynomial is 8580h"
|
|
hexmask.long.word 0x00 0.--15. 1. "Seed,Active Tamper 4 Initial Seed Default Seed is 4444h"
|
|
wgroup.long 0xD0++0x03
|
|
line.long 0x00 "LPAT5CR,SNVS_LP Active Tamper 5 Configuration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "Polynomial,Active Tamper 5 Polynomial Default Polynomial is A840h"
|
|
hexmask.long.word 0x00 0.--15. 1. "Seed,Active Tamper 5 Initial Seed Default Seed is 5555h"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "LPATCTLR,SNVS_LP Active Tamper Control Register"
|
|
bitfld.long 0x00 20. "AT5_PAD_EN,Active Tamper 5 Pad Out Enable When set enables the Active Tamper 5 external pad" "0: Active Tamper 5 is disabled,1: Active Tamper 5 is enabled"
|
|
bitfld.long 0x00 19. "AT4_PAD_EN,Active Tamper 4 Pad Out Enable When set enables the Active Tamper 4 external pad" "0: Active Tamper 4 is disabled,1: Active Tamper 4 is enabled"
|
|
newline
|
|
bitfld.long 0x00 18. "AT3_PAD_EN,Active Tamper 3 Pad Out Enable When set enables the Active Tamper 3 external pad" "0: Active Tamper 3 is disabled,1: Active Tamper 3 is enabled"
|
|
bitfld.long 0x00 17. "AT2_PAD_EN,Active Tamper 2 Pad Out Enable When set enables the Active Tamper 2 external pad" "0: Active Tamper 2 is disabled,1: Active Tamper 2 is enabled"
|
|
newline
|
|
bitfld.long 0x00 16. "AT1_PAD_EN,Active Tamper 1 Pad Out Enable When set enables the Active Tamper 1 external pad" "0: Active Tamper 1 is disabled,1: Active Tamper 1 is enabled"
|
|
bitfld.long 0x00 4. "AT5_EN,Active Tamper 5 Enable When set enables the Active Tamper 5 LFSR" "0: Active Tamper 5 is disabled,1: Active Tamper 5 is enabled"
|
|
newline
|
|
bitfld.long 0x00 3. "AT4_EN,Active Tamper 4 Enable When set enables the Active Tamper 4 LFSR" "0: Active Tamper 4 is disabled,1: Active Tamper 4 is enabled"
|
|
bitfld.long 0x00 2. "AT3_EN,Active Tamper 3 Enable When set enables the Active Tamper 3 LFSR" "0: Active Tamper 3 is disabled,1: Active Tamper 3 is enabled"
|
|
newline
|
|
bitfld.long 0x00 1. "AT2_EN,Active Tamper 2 Enable When set enables the Active Tamper 2 LFSR" "0: Active Tamper 2 is disabled,1: Active Tamper 2 is enabled"
|
|
bitfld.long 0x00 0. "AT1_EN,Active Tamper 1 Enable When set enables the Active Tamper 1 LFSR" "0: Active Tamper 1 is disabled,1: Active Tamper 1 is enabled"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "LPATCLKR,SNVS_LP Active Tamper Clock Control Register"
|
|
bitfld.long 0x00 16.--17. "AT5_CLK_CTL,Active Tamper 5 Clock Control" "0: 16hz,1: 8hz,2: 4hz,3: 2hz"
|
|
bitfld.long 0x00 12.--13. "AT4_CLK_CTL,Active Tamper 4 Clock Control" "0: 16hz,1: 8hz,2: 4hz,3: 2hz"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "AT3_CLK_CTL,Active Tamper 3 Clock Control" "0: 16hz,1: 8hz,2: 4hz,3: 2hz"
|
|
bitfld.long 0x00 4.--5. "AT2_CLK_CTL,Active Tamper 2 Clock Control" "0: 16hz,1: 8hz,2: 4hz,3: 2hz"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "AT1_CLK_CTL,Active Tamper 1 Clock Control" "0: 16hz,1: 8hz,2: 4hz,3: 2hz"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "LPATRC1R,SNVS_LP Active Tamper Routing Control 1 Register"
|
|
bitfld.long 0x00 28.--30. "ET8RCTL,External Tamper 8 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 24.--26. "ET7RCTL,External Tamper 7 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 20.--22. "ET6RCTL,External Tamper 6 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 16.--18. "ET5RCTL,External Tamper 5 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "ET4RCTL,External Tamper 4 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 8.--10. "ET3RCTL,External Tamper 3 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "ET2RCTL,External Tamper 2 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. "ET1RCTL,External Tamper 1 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "LPATRC2R,SNVS_LP Active Tamper Routing Control 2 Register"
|
|
bitfld.long 0x00 4.--6. "ET10RCTL,External Tamper 10 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. "ET9RCTL,External Tamper 9 Routing Control Any undefined selection will be routed to passive" "0,1,2,3,4,5,6,7"
|
|
repeat 4. (increment 0 1) (increment 0 0x04)
|
|
group.long ($2+0x100)++0x03
|
|
line.long 0x00 "LPGPR[$1],SNVS_LP General Purpose Registers 0"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,General Purpose Register When GPR_SL or GPR_HL bit is set the register cannot be programmed"
|
|
repeat.end
|
|
rgroup.long 0xBF8++0x03
|
|
line.long 0x00 "HPVIDR1,SNVS_HP Version ID Register 1"
|
|
hexmask.long.word 0x00 16.--31. 1. "IP_ID,SNVS block ID"
|
|
hexmask.long.byte 0x00 8.--15. 1. "MAJOR_REV,SNVS block major version number"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "MINOR_REV,SNVS block minor version number"
|
|
rgroup.long 0xBFC++0x03
|
|
line.long 0x00 "HPVIDR2,SNVS_HP Version ID Register 2"
|
|
abitfld.long 0x00 24.--31. "IP_ERA,IP Era" "0x00=0: Era 1 or 2,0x03=3: Era 3,0x04=4: Era 4,0x05=5: Era 5,0x06=6: Era 6"
|
|
hexmask.long.byte 0x00 8.--15. 1. "ECO_REV,SNVS ECO Revision The engineering change order revision number for this release of SNVS"
|
|
tree.end
|
|
tree "SPDIF (Sony/Philips Digital Interface)"
|
|
base ad:0x40400000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SCR,SPDIF Configuration Register"
|
|
bitfld.long 0x00 23. "RxFIFO_Ctrl,RxFIFO_Ctrl" "0: Normal operation,1: Always read zero from Rx data register"
|
|
bitfld.long 0x00 22. "RxFIFO_Off_On,RxFIFO_Off_On" "0: SPDIF Rx FIFO is on,1: SPDIF Rx FIFO is off"
|
|
newline
|
|
bitfld.long 0x00 21. "RxFIFO_Rst,RxFIFO_Rst" "0: Normal operation,1: Reset register to 1 sample remaining"
|
|
bitfld.long 0x00 19.--20. "RxFIFOFull_Sel,RxFIFOFull_Sel" "0: Full interrupt if at least 1 sample in Rx..,1: Full interrupt if at least 4 sample in Rx..,2: Full interrupt if at least 8 sample in Rx..,3: Full interrupt if at least 16 sample in Rx.."
|
|
newline
|
|
bitfld.long 0x00 18. "RxAutoSync,RxAutoSync" "0: Rx FIFO auto sync off,1: RxFIFO auto sync on"
|
|
bitfld.long 0x00 17. "TxAutoSync,TxAutoSync" "0: Tx FIFO auto sync off,1: Tx FIFO auto sync on"
|
|
newline
|
|
bitfld.long 0x00 15.--16. "TxFIFOEmpty_Sel,TxFIFOEmpty_Sel" "0: Empty interrupt if 0 sample in Tx left and..,1: Empty interrupt if at most 4 sample in Tx..,2: Empty interrupt if at most 8 sample in Tx..,3: Empty interrupt if at most 12 sample in Tx.."
|
|
bitfld.long 0x00 13. "LOW_POWER,LOW_POWER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "soft_reset,soft_reset" "0,1"
|
|
bitfld.long 0x00 10.--11. "TxFIFO_Ctrl,TxFIFO_Ctrl" "0: Send out digital zero on SPDIF Tx,1: Tx Normal operation,2: Reset to 1 sample remaining,?..."
|
|
newline
|
|
bitfld.long 0x00 9. "DMA_Rx_En,DMA_Rx_En" "0,1"
|
|
bitfld.long 0x00 8. "DMA_TX_En,DMA_TX_En" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "InputSrcSel,InputSrcSel" "0: spdif_in,1: none_sel,2: none_sel,3: none_sel"
|
|
bitfld.long 0x00 5. "ValCtrl,ValCtrl" "0: Outgoing Validity always set,1: Outgoing Validity always clear"
|
|
newline
|
|
bitfld.long 0x00 2.--4. "TxSel,TxSel" "0: Off and output 0,1: Feed-through SPDIFIN,?,?,?,5: Tx Normal operation,?..."
|
|
bitfld.long 0x00 0.--1. "USrc_Sel,USrc_Sel" "0: No embedded U channel,1: U channel from SPDIF receive block (CD mode),?,3: U channel from on chip transmitter"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SRCD,CDText Control Register"
|
|
bitfld.long 0x00 1. "USyncMode,USyncMode" "0: Non-CD data,1: CD user channel subcode"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "SRPC,PhaseConfig Register"
|
|
bitfld.long 0x00 7.--10. "ClkSrc_Sel,ClkSrc_Sel" "0: if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K..,1: if (DPLL Locked) SPDIF_RxClk else tx_clk..,?,3: if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK,?,5: REF_CLK_32K (XTALOSC),6: tx_clk (SPDIF0_CLK_ROOT),?,8: clksrc_0b1000,?..."
|
|
rbitfld.long 0x00 6. "LOCK,LOCK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3.--5. "GainSel,GainSel" "0: gainsel_0b000,1: gainsel_0b001,2: gainsel_0b010,3: gainsel_0b011,4: gainsel_0b100,5: gainsel_0b101,6: gainsel_0b110,?..."
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "SIE,InterruptEn Register"
|
|
bitfld.long 0x00 20. "Lock,Lock" "0,1"
|
|
bitfld.long 0x00 19. "TxUnOv,TxUnOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "TxResyn,TxResyn" "0,1"
|
|
bitfld.long 0x00 17. "CNew,CNew" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ValNoGood,ValNoGood" "0,1"
|
|
bitfld.long 0x00 15. "SymErr,SymErr" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "BitErr,BitErr" "0,1"
|
|
bitfld.long 0x00 10. "URxFul,URxFul" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "URxOv,URxOv" "0,1"
|
|
bitfld.long 0x00 8. "QRxFul,QRxFul" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "QRxOv,QRxOv" "0,1"
|
|
bitfld.long 0x00 6. "UQSync,UQSync" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "UQErr,UQErr" "0,1"
|
|
bitfld.long 0x00 4. "RxFIFOUnOv,RxFIFOUnOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "RxFIFOResyn,RxFIFOResyn" "0,1"
|
|
bitfld.long 0x00 2. "LockLoss,LockLoss" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TxEm,TxEm" "0,1"
|
|
bitfld.long 0x00 0. "RxFIFOFul,RxFIFOFul" "0,1"
|
|
wgroup.long 0x10++0x03
|
|
line.long 0x00 "SIC,InterruptClear Register"
|
|
bitfld.long 0x00 20. "Lock,Lock" "0,1"
|
|
bitfld.long 0x00 19. "TxUnOv,TxUnOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "TxResyn,TxResyn" "0,1"
|
|
bitfld.long 0x00 17. "CNew,CNew" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ValNoGood,ValNoGood" "0,1"
|
|
bitfld.long 0x00 15. "SymErr,SymErr" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "BitErr,BitErr" "0,1"
|
|
bitfld.long 0x00 9. "URxOv,URxOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "QRxOv,QRxOv" "0,1"
|
|
bitfld.long 0x00 6. "UQSync,UQSync" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "UQErr,UQErr" "0,1"
|
|
bitfld.long 0x00 4. "RxFIFOUnOv,RxFIFOUnOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "RxFIFOResyn,RxFIFOResyn" "0,1"
|
|
bitfld.long 0x00 2. "LockLoss,LockLoss" "0,1"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "SIS,InterruptStat Register"
|
|
bitfld.long 0x00 20. "Lock,Lock" "0,1"
|
|
bitfld.long 0x00 19. "TxUnOv,TxUnOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "TxResyn,TxResyn" "0,1"
|
|
bitfld.long 0x00 17. "CNew,CNew" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ValNoGood,ValNoGood" "0,1"
|
|
bitfld.long 0x00 15. "SymErr,SymErr" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "BitErr,BitErr" "0,1"
|
|
bitfld.long 0x00 10. "URxFul,URxFul" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "URxOv,URxOv" "0,1"
|
|
bitfld.long 0x00 8. "QRxFul,QRxFul" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "QRxOv,QRxOv" "0,1"
|
|
bitfld.long 0x00 6. "UQSync,UQSync" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "UQErr,UQErr" "0,1"
|
|
bitfld.long 0x00 4. "RxFIFOUnOv,RxFIFOUnOv" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "RxFIFOResyn,RxFIFOResyn" "0,1"
|
|
bitfld.long 0x00 2. "LockLoss,LockLoss" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TxEm,TxEm" "0,1"
|
|
bitfld.long 0x00 0. "RxFIFOFul,RxFIFOFul" "0,1"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "SRL,SPDIFRxLeft Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "RxDataLeft,RxDataLeft"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "SRR,SPDIFRxRight Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "RxDataRight,RxDataRight"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SRCSH,SPDIFRxCChannel_h Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "RxCChannel_h,RxCChannel_h"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "SRCSL,SPDIFRxCChannel_l Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "RxCChannel_l,RxCChannel_l"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "SRU,UchannelRx Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "RxUChannel,RxUChannel"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "SRQ,QchannelRx Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "RxQChannel,RxQChannel"
|
|
wgroup.long 0x2C++0x03
|
|
line.long 0x00 "STL,SPDIFTxLeft Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "TxDataLeft,TxDataLeft"
|
|
wgroup.long 0x30++0x03
|
|
line.long 0x00 "STR,SPDIFTxRight Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "TxDataRight,TxDataRight"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "STCSCH,SPDIFTxCChannelCons_h Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "TxCChannelCons_h,TxCChannelCons_h"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "STCSCL,SPDIFTxCChannelCons_l Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "TxCChannelCons_l,TxCChannelCons_l"
|
|
rgroup.long 0x44++0x03
|
|
line.long 0x00 "SRFM,FreqMeas Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "FreqMeas,FreqMeas"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "STC,SPDIFTxClk Register"
|
|
hexmask.long.word 0x00 11.--19. 1. "SYSCLK_DF,SYSCLK_DF"
|
|
bitfld.long 0x00 8.--10. "TxClk_Source,TxClk_Source" "0: REF_CLK_32K input (XTALOSC 32 kHz clock),1: tx_clk input (from SPDIF0_CLK_ROOT. See clock..,?,3: SPDIF_EXT_CLK from pads,?,5: ipg_clk input (frequency divided),?..."
|
|
newline
|
|
bitfld.long 0x00 7. "tx_all_clk_en,tx_all_clk_en" "0: disable transfer clock,1: enable transfer clock"
|
|
hexmask.long.byte 0x00 0.--6. 1. "TxClk_DF,TxClk_DF"
|
|
tree.end
|
|
tree "SRAM (Secure RAM)"
|
|
base ad:0x40C9C000
|
|
group.long 0x3000++0x03
|
|
line.long 0x00 "CTRL,Control Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "LOCK_BIT,Lock bits"
|
|
bitfld.long 0x00 7. "TAMPER_PWR_OFF_EN,Turn off power on tamper event (with lock)" "0: Disable the turn off function when tamper is..,1: Turn off power for all secure RAM banks when.."
|
|
newline
|
|
bitfld.long 0x00 6. "TAMPER_BLOCK_EN,Tamper Block Enable (with lock)" "0: Allow R/W access to secure RAM when tamper is..,1: Block R/W access to secure RAM when tamper is.."
|
|
bitfld.long 0x00 2.--5. "PWR_EN,Power Enable (with lock)" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 1. "RAM_WR_EN,RAM Write Enable (with lock)" "0: Disable write access,1: Enable write access"
|
|
bitfld.long 0x00 0. "RAM_RD_EN,RAM Read Enable (with lock)" "0: Disable read access,1: Enable read access"
|
|
tree.end
|
|
tree "SRC (System Reset Controller)"
|
|
base ad:0x40C04000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SCR,SRC Control Register"
|
|
bitfld.long 0x00 1. "BT_RELEASE_M7,cm7 core reset will be held until boot core write this bit to 1 to release it" "0: cm7 core reset is asserted,1: cm7 core reset is released"
|
|
newline
|
|
bitfld.long 0x00 0. "BT_RELEASE_M4,cm4 core reset will be held until boot core write this bit to 1 to release it" "0: cm4 core reset is asserted,1: cm4 core reset is released"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SRMR,SRC Reset Mode Register"
|
|
bitfld.long 0x00 20.--21. "OVERVOLT_RESET_MODE,Jtag SW reset mode configuration" "0: OVERVOLT_RESET_MODE_0,?,?,3: OVERVOLT_RESET_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 18.--19. "JTAGSW_RESET_MODE,Jtag SW reset mode configuration" "0: JTAGSW_RESET_MODE_0,?,?,3: do not reset anything"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "CSU_RESET_MODE,CSU reset mode configuration" "0: CSU_RESET_MODE_0,?,?,3: do not reset anything"
|
|
newline
|
|
bitfld.long 0x00 14.--15. "TEMPSENSE_RESET_MODE,Tempsense reset mode configuration" "0: TEMPSENSE_RESET_MODE_0,?,?,3: TEMPSENSE_RESET_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 12.--13. "M7REQ_RESET_MODE,M7 request reset configuration" "0: M7REQ_RESET_MODE_0,?,?,3: do not reset anything"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "M4REQ_RESET_MODE,M4 request reset configuration" "0: M4REQ_RESET_MODE_0,?,?,3: do not reset anything"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "M7LOCKUP_RESET_MODE,M7 core lockup reset mode configuration" "0: M7LOCKUP_RESET_MODE_0,?,?,3: M7LOCKUP_RESET_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 6.--7. "M4LOCKUP_RESET_MODE,M4 core lockup reset mode configuration" "0: M4LOCKUP_RESET_MODE_0,?,?,3: M4LOCKUP_RESET_MODE_3"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "WDOG4_RESET_MODE,Wdog4 reset mode configuration" "0: WDOG4_RESET_MODE_0,?,?,3: do not reset anything"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "WDOG3_RESET_MODE,Wdog3 reset mode configuration" "0: WDOG3_RESET_MODE_0,?,?,3: do not reset anything"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "WDOG_RESET_MODE,Wdog reset mode configuration" "0: WDOG_RESET_MODE_0,?,?,3: do not reset anything"
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "SBMR1,SRC Boot Mode Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. "BOOT_CFG4,Please see fusemap"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "BOOT_CFG3,Please see fusemap"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "BOOT_CFG2,Please see fusemap"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "BOOT_CFG1,Please see fusemap"
|
|
rgroup.long 0x0C++0x03
|
|
line.long 0x00 "SBMR2,SRC Boot Mode Register 2"
|
|
bitfld.long 0x00 24.--25. "BMOD,BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on the rising edge of POR_B" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 4. "BT_FUSE_SEL,BT_FUSE_SEL shows the state of the BT_FUSE_SEL fuse" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "SEC_CONFIG,SECONFIG[1] shows the state of the SECONFIG[1] fuse" "0,1,2,3"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SRSR,SRC Reset Status Register"
|
|
eventfld.long 0x00 30. "CDOG_RST_M4,Indicates a reset has been caused by CDOG reset" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 29. "OVERVOLT_RST_M4,Indicates a reset has been caused by power suppy voltage over the highest permitted level" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 28. "M7_LOCKUP_M4,Indicates a reset has been caused by M7 CPU lockup or software setting of SYSRESETREQ bit in Application Interrupt and Reset Control Register of the ARM core" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 27. "M7_REQUEST_M4,Indicates whether reset was the result of m7 reset request" "0: Reset is not a result of m7 reset request,1: Reset is a result of m7 reset request"
|
|
newline
|
|
eventfld.long 0x00 26. "TEMPSENSE_RST_B_M4,Temper Sensor software reset" "0: Reset is not a result of software reset from..,1: Reset is a result of software reset from.."
|
|
newline
|
|
eventfld.long 0x00 25. "WDOG4_RST_B_M4,IC Watchdog4 Time-out reset" "0: Reset is not a result of the watchdog4..,1: Reset is a result of the watchdog4 time-out.."
|
|
newline
|
|
eventfld.long 0x00 24. "WDOG3_RST_B_M4,IC Watchdog3 Time-out reset" "0: Reset is not a result of the watchdog3..,1: Reset is a result of the watchdog3 time-out.."
|
|
newline
|
|
eventfld.long 0x00 23. "JTAG_SW_RST_M4,JTAG software reset" "0: Reset is not a result of software reset from..,1: Reset is a result of software reset from JTAG"
|
|
newline
|
|
eventfld.long 0x00 22. "JTAG_RST_B_M4,HIGH - Z JTAG reset" "0: Reset is not a result of HIGH-Z reset from JTAG,1: Reset is a result of HIGH-Z reset from JTAG"
|
|
newline
|
|
eventfld.long 0x00 21. "WDOG_RST_B_M4,IC Watchdog Time-out reset" "0: Reset is not a result of the watchdog..,1: Reset is a result of the watchdog time-out.."
|
|
newline
|
|
eventfld.long 0x00 20. "IPP_USER_RESET_B_M4,Indicates whether the reset was the result of the ipp_user_reset_b qualified reset" "0: Reset is not a result of the ipp_user_reset_b..,1: Reset is a result of the ipp_user_reset_b.."
|
|
newline
|
|
eventfld.long 0x00 19. "CSU_RESET_B_M4,Indicates whether the reset was the result of the csu_reset_b input" "0: Reset is not a result of the csu_reset_b event,1: Reset is a result of the csu_reset_b event"
|
|
newline
|
|
eventfld.long 0x00 18. "M4_LOCKUP_M4,Indicates a reset has been caused by M4 CPU lockup or software setting of SYSRESETREQ bit in Application Interrupt and Reset Control Register of the ARM core" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 17. "M4_REQUEST_M4,Indicates whether reset was the result of m4 reset request" "0: Reset is not a result of m4 reset request,1: Reset is a result of m4 reset request"
|
|
newline
|
|
eventfld.long 0x00 16. "IPP_RESET_B_M4,Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)" "0: Reset is not a result of ipp_reset_b pin,1: Reset is a result of ipp_reset_b pin"
|
|
newline
|
|
eventfld.long 0x00 14. "CDOG_RST_M7,Indicates a reset has been caused by CDOG reset" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 13. "OVERVOLT_RST_M7,Indicates a reset has been caused by power suppy voltage over the highest permitted level" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 12. "M4_LOCKUP_M7,Indicates a reset has been caused by M4 CPU lockup or software setting of SYSRESETREQ bit in Application Interrupt and Reset Control Register of the ARM core" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 11. "M4_REQUEST_M7,Indicates whether reset was the result of m4 reset request" "0: Reset is not a result of m4 reset request,1: Reset is a result of m4 reset request"
|
|
newline
|
|
eventfld.long 0x00 10. "TEMPSENSE_RST_B_M7,Temper Sensor software reset" "0: Reset is not a result of software reset from..,1: Reset is a result of software reset from.."
|
|
newline
|
|
eventfld.long 0x00 9. "WDOG4_RST_B_M7,IC Watchdog4 Time-out reset" "0: Reset is not a result of the watchdog4..,1: Reset is a result of the watchdog4 time-out.."
|
|
newline
|
|
eventfld.long 0x00 8. "WDOG3_RST_B_M7,IC Watchdog3 Time-out reset" "0: Reset is not a result of the watchdog3..,1: Reset is a result of the watchdog3 time-out.."
|
|
newline
|
|
eventfld.long 0x00 7. "JTAG_SW_RST_M7,JTAG software reset" "0: Reset is not a result of software reset from..,1: Reset is a result of software reset from JTAG"
|
|
newline
|
|
eventfld.long 0x00 6. "JTAG_RST_B_M7,HIGH - Z JTAG reset" "0: Reset is not a result of HIGH-Z reset from JTAG,1: Reset is a result of HIGH-Z reset from JTAG"
|
|
newline
|
|
eventfld.long 0x00 5. "WDOG_RST_B_M7,IC Watchdog Time-out reset" "0: Reset is not a result of the watchdog..,1: Reset is a result of the watchdog time-out.."
|
|
newline
|
|
eventfld.long 0x00 4. "IPP_USER_RESET_B_M7,Indicates whether the reset was the result of the ipp_user_reset_b qualified reset" "0: Reset is not a result of the ipp_user_reset_b..,1: Reset is a result of the ipp_user_reset_b.."
|
|
newline
|
|
eventfld.long 0x00 3. "CSU_RESET_B_M7,Indicates whether the reset was the result of the csu_reset_b input" "0: Reset is not a result of the csu_reset_b event,1: Reset is a result of the csu_reset_b event"
|
|
newline
|
|
eventfld.long 0x00 2. "M7_LOCKUP_M7,Indicates a reset has been caused by M7 CPU lockup or software setting of SYSRESETREQ bit in Application Interrupt and Reset Control Register of the ARM core" "0: Reset is not a result of the mentioned case,1: Reset is a result of the mentioned case"
|
|
newline
|
|
eventfld.long 0x00 1. "M7_REQUEST_M7,Indicates whether reset was the result of m7 reset request" "0: Reset is not a result of m7 reset request,1: Reset is a result of m7 reset request"
|
|
newline
|
|
eventfld.long 0x00 0. "IPP_RESET_B_M7,Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)" "0: Reset is not a result of ipp_reset_b pin,1: Reset is a result of ipp_reset_b pin"
|
|
repeat 16. (strings "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15" "16" )(list 0x0 0x4 0x8 0xC 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C )
|
|
group.long ($2+0x14)++0x03
|
|
line.long 0x00 "GPR$1,SRC General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,General Purpose Register"
|
|
repeat.end
|
|
repeat 4. (strings "17" "18" "19" "20" )(list 0x0 0x4 0x8 0xC )
|
|
group.long ($2+0x54)++0x03
|
|
line.long 0x00 "GPR$1,SRC General Purpose Register"
|
|
hexmask.long 0x00 0.--31. 1. "GPR,General Purpose Register"
|
|
repeat.end
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "AUTHEN_MEGA,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "CTRL_MEGA,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "SETPOINT_MEGA,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "DOMAIN_MEGA,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x210++0x03
|
|
line.long 0x00 "STAT_MEGA,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x220++0x03
|
|
line.long 0x00 "AUTHEN_DISPLAY,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x224++0x03
|
|
line.long 0x00 "CTRL_DISPLAY,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x228++0x03
|
|
line.long 0x00 "SETPOINT_DISPLAY,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x22C++0x03
|
|
line.long 0x00 "DOMAIN_DISPLAY,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x230++0x03
|
|
line.long 0x00 "STAT_DISPLAY,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x240++0x03
|
|
line.long 0x00 "AUTHEN_WAKEUP,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x244++0x03
|
|
line.long 0x00 "CTRL_WAKEUP,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x248++0x03
|
|
line.long 0x00 "SETPOINT_WAKEUP,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x24C++0x03
|
|
line.long 0x00 "DOMAIN_WAKEUP,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x250++0x03
|
|
line.long 0x00 "STAT_WAKEUP,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x280++0x03
|
|
line.long 0x00 "AUTHEN_M4CORE,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x284++0x03
|
|
line.long 0x00 "CTRL_M4CORE,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x288++0x03
|
|
line.long 0x00 "SETPOINT_M4CORE,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x28C++0x03
|
|
line.long 0x00 "DOMAIN_M4CORE,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x290++0x03
|
|
line.long 0x00 "STAT_M4CORE,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x2A0++0x03
|
|
line.long 0x00 "AUTHEN_M7CORE,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x2A4++0x03
|
|
line.long 0x00 "CTRL_M7CORE,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x2A8++0x03
|
|
line.long 0x00 "SETPOINT_M7CORE,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x2AC++0x03
|
|
line.long 0x00 "DOMAIN_M7CORE,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x2B0++0x03
|
|
line.long 0x00 "STAT_M7CORE,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x2C0++0x03
|
|
line.long 0x00 "AUTHEN_M4DEBUG,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x2C4++0x03
|
|
line.long 0x00 "CTRL_M4DEBUG,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x2C8++0x03
|
|
line.long 0x00 "SETPOINT_M4DEBUG,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x2CC++0x03
|
|
line.long 0x00 "DOMAIN_M4DEBUG,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x2D0++0x03
|
|
line.long 0x00 "STAT_M4DEBUG,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x2E0++0x03
|
|
line.long 0x00 "AUTHEN_M7DEBUG,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x2E4++0x03
|
|
line.long 0x00 "CTRL_M7DEBUG,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x2E8++0x03
|
|
line.long 0x00 "SETPOINT_M7DEBUG,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x2EC++0x03
|
|
line.long 0x00 "DOMAIN_M7DEBUG,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x2F0++0x03
|
|
line.long 0x00 "STAT_M7DEBUG,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x300++0x03
|
|
line.long 0x00 "AUTHEN_USBPHY1,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x304++0x03
|
|
line.long 0x00 "CTRL_USBPHY1,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x308++0x03
|
|
line.long 0x00 "SETPOINT_USBPHY1,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x30C++0x03
|
|
line.long 0x00 "DOMAIN_USBPHY1,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x310++0x03
|
|
line.long 0x00 "STAT_USBPHY1,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
group.long 0x320++0x03
|
|
line.long 0x00 "AUTHEN_USBPHY2,Slice Authentication Register"
|
|
bitfld.long 0x00 31. "LOCK_SETTING,Lock NONSECURE and USER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "NONSECURE,Allow non-secure mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "USER,Allow user mode access" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "LOCK_LIST,White list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "WHITE_LIST,Domain ID white list" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 15. "LOCK_ASSIGN,Assign list lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "ASSIGN_LIST,when this bitfield set to 1 reset of slice would be subject to corresponding core status transition" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "LOCK_MODE,Domain/Setpoint mode lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT_MODE,Control whether reset slice is in Setpoint mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by.."
|
|
newline
|
|
bitfld.long 0x00 0. "DOMAIN_MODE,Control whether reset slice is in domain mode" "0: slice hardware reset will NOT be triggered by..,1: slice hardware reset will be triggered by CPU.."
|
|
group.long 0x324++0x03
|
|
line.long 0x00 "CTRL_USBPHY2,Slice Control Register"
|
|
bitfld.long 0x00 0. "SW_RESET,This is a self clearing bit" "0: do not assert slice software reset,1: assert slice software reset"
|
|
group.long 0x328++0x03
|
|
line.long 0x00 "SETPOINT_USBPHY2,Slice Setpoint Config Register"
|
|
bitfld.long 0x00 15. "SETPOINT15,SETPOINT15" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 14. "SETPOINT14,SETPOINT14" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 13. "SETPOINT13,SETPOINT13" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 12. "SETPOINT12,SETPOINT12" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 11. "SETPOINT11,SETPOINT11" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 10. "SETPOINT10,SETPOINT10" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 9. "SETPOINT9,SETPOINT9" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 8. "SETPOINT8,SETPOINT8" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 7. "SETPOINT7,SETPOINT7" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 6. "SETPOINT6,SETPOINT6" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 5. "SETPOINT5,SETPOINT5" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 4. "SETPOINT4,SETPOINT4" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 3. "SETPOINT3,SETPOINT3" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 2. "SETPOINT2,SETPOINT2" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 1. "SETPOINT1,SETPOINT1" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
newline
|
|
bitfld.long 0x00 0. "SETPOINT0,SETPOINT0" "0: Slice reset will be de-asserted when system..,1: Slice reset will be asserted when system in.."
|
|
group.long 0x32C++0x03
|
|
line.long 0x00 "DOMAIN_USBPHY2,Slice Domain Config Register"
|
|
bitfld.long 0x00 7. "CPU1_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 6. "CPU1_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 5. "CPU1_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in.."
|
|
newline
|
|
bitfld.long 0x00 4. "CPU1_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU1 in..,1: Slice reset will be asserted when CPU1 in RUN.."
|
|
newline
|
|
bitfld.long 0x00 3. "CPU0_SUSP,CPU mode setting for SUSPEND" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 2. "CPU0_STOP,CPU mode setting for STOP" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 1. "CPU0_WAIT,CPU mode setting for WAIT" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in.."
|
|
newline
|
|
bitfld.long 0x00 0. "CPU0_RUN,CPU mode setting for RUN" "0: Slice reset will be de-asserted when CPU0 in..,1: Slice reset will be asserted when CPU0 in RUN.."
|
|
group.long 0x330++0x03
|
|
line.long 0x00 "STAT_USBPHY2,Slice Status Register"
|
|
eventfld.long 0x00 3. "RST_BY_SW,This bit indicate if the reset is caused by setting SW_RESET bit" "0: the reset is not caused by software setting,1: the reset is caused by software setting"
|
|
newline
|
|
eventfld.long 0x00 2. "RST_BY_HW,This bit indicate if the reset is caused by the power mode transfer" "0: the reset is not caused by the power mode..,1: the reset is caused by the power mode transfer"
|
|
newline
|
|
rbitfld.long 0x00 0. "UNDER_RST,This is a Read Only bit" "0: the reset is finished,1: the reset is in process"
|
|
tree.end
|
|
tree "SSARC (State Save and Restore Controller)"
|
|
tree "SSARC_HP (SRAM Registers)"
|
|
base ad:0x40CB4000
|
|
repeat 1024. (increment 0 1)(increment 0 0x10)
|
|
tree "DESC[$1]"
|
|
group.long ($2+0x00)++0x03
|
|
line.long 0x00 "SRAM0_$1,Description Address Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR,Address field"
|
|
group.long ($2+0x04)++0x03
|
|
line.long 0x00 "SRAM1_$1,Description Data Register"
|
|
hexmask.long 0x00 0.--31. 1. "DATA,Data field"
|
|
group.long ($2+0x08)++0x03
|
|
line.long 0x00 "SRAM2_$1,Description Control Register"
|
|
bitfld.long 0x00 6.--7. "SIZE,Size field" "0: size_0,1: size_1,2: size_2,?..."
|
|
bitfld.long 0x00 5. "RT_EN,Restore Enable" "0: Do not use this descriptor for the restore..,1: Use this descriptor for the restore operation"
|
|
bitfld.long 0x00 4. "SV_EN,Save Enable" "0: Do not use this descriptor in the save..,1: Use this descriptor in the save operation"
|
|
bitfld.long 0x00 0.--2. "TYPE,Type field" "0: SR,1: WO,2: RMW_OR,3: RMW_AND,4: DELAY,5: POLLING_0,6: POLLING_1,?..."
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "SSARC_LP (SSARC Registers)"
|
|
base ad:0x40CB8000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DESC_CTRL0_0,Descriptor Control0 0 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "DESC_CTRL1_0,Descriptor Control1 0 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_0,Descriptor Address Up 0 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_0,Descriptor Address Down 0 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DESC_CTRL0_1,Descriptor Control0 1 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "DESC_CTRL1_1,Descriptor Control1 1 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_1,Descriptor Address Up 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_1,Descriptor Address Down 1 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DESC_CTRL0_2,Descriptor Control0 2 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "DESC_CTRL1_2,Descriptor Control1 2 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_2,Descriptor Address Up 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_2,Descriptor Address Down 2 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "DESC_CTRL0_3,Descriptor Control0 3 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "DESC_CTRL1_3,Descriptor Control1 3 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_3,Descriptor Address Up 3 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_3,Descriptor Address Down 3 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "DESC_CTRL0_4,Descriptor Control0 4 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "DESC_CTRL1_4,Descriptor Control1 4 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_4,Descriptor Address Up 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_4,Descriptor Address Down 4 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "DESC_CTRL0_5,Descriptor Control0 5 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "DESC_CTRL1_5,Descriptor Control1 5 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_5,Descriptor Address Up 5 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_5,Descriptor Address Down 5 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "DESC_CTRL0_6,Descriptor Control0 6 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "DESC_CTRL1_6,Descriptor Control1 6 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_6,Descriptor Address Up 6 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_6,Descriptor Address Down 6 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "DESC_CTRL0_7,Descriptor Control0 7 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "DESC_CTRL1_7,Descriptor Control1 7 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_7,Descriptor Address Up 7 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_7,Descriptor Address Down 7 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "DESC_CTRL0_8,Descriptor Control0 8 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "DESC_CTRL1_8,Descriptor Control1 8 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_8,Descriptor Address Up 8 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_8,Descriptor Address Down 8 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "DESC_CTRL0_9,Descriptor Control0 9 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "DESC_CTRL1_9,Descriptor Control1 9 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_9,Descriptor Address Up 9 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_9,Descriptor Address Down 9 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "DESC_CTRL0_10,Descriptor Control0 10 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "DESC_CTRL1_10,Descriptor Control1 10 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_10,Descriptor Address Up 10 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_10,Descriptor Address Down 10 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "DESC_CTRL0_11,Descriptor Control0 11 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "DESC_CTRL1_11,Descriptor Control1 11 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_11,Descriptor Address Up 11 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_11,Descriptor Address Down 11 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "DESC_CTRL0_12,Descriptor Control0 12 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "DESC_CTRL1_12,Descriptor Control1 12 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_12,Descriptor Address Up 12 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_12,Descriptor Address Down 12 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "DESC_CTRL0_13,Descriptor Control0 13 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "DESC_CTRL1_13,Descriptor Control1 13 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_13,Descriptor Address Up 13 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_13,Descriptor Address Down 13 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "DESC_CTRL0_14,Descriptor Control0 14 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "DESC_CTRL1_14,Descriptor Control1 14 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x1C8++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_14,Descriptor Address Up 14 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x1CC++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_14,Descriptor Address Down 14 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x1E0++0x03
|
|
line.long 0x00 "DESC_CTRL0_15,Descriptor Control0 15 Register"
|
|
bitfld.long 0x00 21. "RT_ORDER,Restore order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
bitfld.long 0x00 20. "SV_ORDER,Save Order" "0: Descriptors within the group are processed..,1: Descriptors within the group are processed.."
|
|
newline
|
|
hexmask.long.word 0x00 10.--19. 1. "END,End index"
|
|
hexmask.long.word 0x00 0.--9. 1. "START,Start index"
|
|
group.long 0x1E4++0x03
|
|
line.long 0x00 "DESC_CTRL1_15,Descriptor Control1 15 Register"
|
|
bitfld.long 0x00 20. "DL,Domain lock" "0: D_UNLOCK,1: D_LOCK"
|
|
bitfld.long 0x00 19. "WL,Write Lock" "0: Group is unlocked (write access allowed),1: Group is locked (write access not allowed)"
|
|
newline
|
|
bitfld.long 0x00 18. "RL,Read Lock" "0: Group is unlocked (read access allowed),1: Group is locked (read access not allowed)"
|
|
bitfld.long 0x00 16.--17. "CPUD,CPU Domain" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 12.--15. "RT_PRIORITY,Restore Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--11. "SV_PRIORITY,Save Priority" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 7. "GP_EN,Group Enable" "0: Group disabled,1: Group enabled"
|
|
bitfld.long 0x00 4.--6. "POWER_DOMAIN,This field describes the mapping (0-7) to external request signals from different domains" "0: PGMC_BPC0,1: PGMC_BPC1,2: PGMC_BPC2,3: PGMC_BPC3,4: PGMC_BPC4,5: PGMC_BPC5,6: PGMC_BPC6,7: PGMC_BPC7"
|
|
newline
|
|
bitfld.long 0x00 1. "SW_TRIG_RT,Software trigger restore" "0: No software restore request/software restore..,1: Request a software restore operation/software.."
|
|
bitfld.long 0x00 0. "SW_TRIG_SV,Software trigger save" "0: No software save request/software restore..,1: Request a software save operation/software.."
|
|
group.long 0x1E8++0x03
|
|
line.long 0x00 "DESC_ADDR_UP_15,Descriptor Address Up 15 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_UP,Address field (High)"
|
|
group.long 0x1EC++0x03
|
|
line.long 0x00 "DESC_ADDR_DOWN_15,Descriptor Address Down 15 Register"
|
|
hexmask.long 0x00 0.--31. 1. "ADDR_DOWN,Address field (Low)"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "CTRL,Control Register"
|
|
bitfld.long 0x00 31. "SW_RESET,Software reset" "0,1"
|
|
bitfld.long 0x00 27. "DIS_HW_REQ,Save/Restore request disable" "0: PGMC save/restore requests enabled,1: PGMC save/restore requests disabled"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "INT_STATUS,Interrupt Status Register"
|
|
eventfld.long 0x00 31. "ADDR_ERR,Address Error field" "0: No address error,1: An address error has occurred"
|
|
eventfld.long 0x00 30. "AHB_ERR,AHB Error field" "0: No AHB error,1: An AHB error has occurred"
|
|
newline
|
|
rbitfld.long 0x00 29. "SW_REQ_DONE,Software Request Done" "0: No software triggered requests or software..,1: Atleast one software triggered has been.."
|
|
eventfld.long 0x00 28. "TIMEOUT,Timeout field" "0: ERR_INDEX_ERR_NO,1: A timeout event has occurred"
|
|
newline
|
|
eventfld.long 0x00 27. "GROUP_CONFLICT,Group Conflict field" "0: No group conflict error,1: A group conflict error has occurred"
|
|
rbitfld.long 0x00 10.--11. "AHB_RESP,AHB Bus response field" "0,1,2,3"
|
|
newline
|
|
hexmask.long.word 0x00 0.--9. 1. "ERR_INDEX,Error Index"
|
|
group.long 0x20C++0x03
|
|
line.long 0x00 "HP_TIMEOUT,HP Timeout Register"
|
|
hexmask.long 0x00 0.--31. 1. "TIMEOUT_VALUE,Time out value"
|
|
rgroup.long 0x21C++0x03
|
|
line.long 0x00 "HW_GROUP_PENDING,Hardware Request Pending Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "HW_RESTORE_PENDING,This field indicates which groups are pending for restore from hardware request"
|
|
hexmask.long.word 0x00 0.--15. 1. "HW_SAVE_PENDING,This field indicates which groups are pending for save from hardware request"
|
|
rgroup.long 0x220++0x03
|
|
line.long 0x00 "SW_GROUP_PENDING,Software Request Pending Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "SW_RESTORE_PENDING,This field indicates which groups are pending for restore from software request"
|
|
hexmask.long.word 0x00 0.--15. 1. "SW_SAVE_PENDING,This field indicates which groups are pending for save from software request"
|
|
tree.end
|
|
tree.end
|
|
tree "TMPSNS (Temperature Sensor Memory Map)"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Temperature Sensor Control Register 0"
|
|
bitfld.long 0x00 12.--15. "IBIAS_TRIM,Current bias trim value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--9. "V_SEL,Voltage Select" "0: Normal temperature measuring mode,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--5. "SLOPE_CAL,Ramp slope calibration control" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Temperature Sensor Control Register 0"
|
|
bitfld.long 0x00 12.--15. "IBIAS_TRIM,Current bias trim value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--9. "V_SEL,Voltage Select" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "SLOPE_CAL,Ramp slope calibration control" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Temperature Sensor Control Register 0"
|
|
eventfld.long 0x00 12.--15. "IBIAS_TRIM,Current bias trim value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
eventfld.long 0x00 8.--9. "V_SEL,Voltage Select" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 0.--5. "SLOPE_CAL,Ramp slope calibration control" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Temperature Sensor Control Register 0"
|
|
bitfld.long 0x00 12.--15. "IBIAS_TRIM,Current bias trim value" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 8.--9. "V_SEL,Voltage Select" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "SLOPE_CAL,Ramp slope calibration control" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "CTRL1,Temperature Sensor Control Register 1"
|
|
bitfld.long 0x00 31. "PWD_FULL,Temperature Sensor Full Power Down" "0: Sensor is active,1: Sensor is powered down"
|
|
hexmask.long.byte 0x00 24.--30. 1. "RFU,Read/Writeable field"
|
|
newline
|
|
bitfld.long 0x00 23. "PWD,Temperature Sensor Power Down" "0: Sensor is active,1: Sensor is powered down"
|
|
bitfld.long 0x00 22. "START,Start Temperature Measurement" "0: No new temperature reading taken,1: Initiate a new temperature reading"
|
|
newline
|
|
bitfld.long 0x00 19. "PANIC_TEMP_IE,Panic temperature interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 18. "HIGH_TEMP_IE,High temperature interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x00 17. "LOW_TEMP_IE,Low temperature interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
bitfld.long 0x00 16. "FINISH_IE,Measurement finished interrupt enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FREQ,Temperature Measurement Frequency"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "CTRL1_SET,Temperature Sensor Control Register 1"
|
|
bitfld.long 0x00 31. "PWD_FULL,Temperature Sensor Full Power Down" "0,1"
|
|
hexmask.long.byte 0x00 24.--30. 1. "RFU,Read/Writeable field"
|
|
newline
|
|
bitfld.long 0x00 23. "PWD,Temperature Sensor Power Down" "0,1"
|
|
bitfld.long 0x00 22. "START,Start Temperature Measurement" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "PANIC_TEMP_IE,Panic temperature interrupt enable" "0,1"
|
|
bitfld.long 0x00 18. "HIGH_TEMP_IE,High temperature interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LOW_TEMP_IE,Low temperature interrupt enable" "0,1"
|
|
bitfld.long 0x00 16. "FINISH_IE,Measurement finished interrupt enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FREQ,Temperature Measurement Frequency"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "CTRL1_CLR,Temperature Sensor Control Register 1"
|
|
eventfld.long 0x00 31. "PWD_FULL,Temperature Sensor Full Power Down" "0,1"
|
|
hexmask.long.byte 0x00 24.--30. 1. "RFU,Read/Writeable field"
|
|
newline
|
|
eventfld.long 0x00 23. "PWD,Temperature Sensor Power Down" "0,1"
|
|
eventfld.long 0x00 22. "START,Start Temperature Measurement" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "PANIC_TEMP_IE,Panic temperature interrupt enable" "0,1"
|
|
eventfld.long 0x00 18. "HIGH_TEMP_IE,High temperature interrupt enable" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "LOW_TEMP_IE,Low temperature interrupt enable" "0,1"
|
|
eventfld.long 0x00 16. "FINISH_IE,Measurement finished interrupt enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FREQ,Temperature Measurement Frequency"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "CTRL1_TOG,Temperature Sensor Control Register 1"
|
|
bitfld.long 0x00 31. "PWD_FULL,Temperature Sensor Full Power Down" "0,1"
|
|
hexmask.long.byte 0x00 24.--30. 1. "RFU,Read/Writeable field"
|
|
newline
|
|
bitfld.long 0x00 23. "PWD,Temperature Sensor Power Down" "0,1"
|
|
bitfld.long 0x00 22. "START,Start Temperature Measurement" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "PANIC_TEMP_IE,Panic temperature interrupt enable" "0,1"
|
|
bitfld.long 0x00 18. "HIGH_TEMP_IE,High temperature interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "LOW_TEMP_IE,Low temperature interrupt enable" "0,1"
|
|
bitfld.long 0x00 16. "FINISH_IE,Measurement finished interrupt enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "FREQ,Temperature Measurement Frequency"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "RANGE0,Temperature Sensor Range Register 0"
|
|
hexmask.long.word 0x00 16.--27. 1. "HIGH_TEMP_VAL,High temperature threshold value"
|
|
hexmask.long.word 0x00 0.--11. 1. "LOW_TEMP_VAL,Low temperature threshold value"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "RANGE0_SET,Temperature Sensor Range Register 0"
|
|
hexmask.long.word 0x00 16.--27. 1. "HIGH_TEMP_VAL,High temperature threshold value"
|
|
hexmask.long.word 0x00 0.--11. 1. "LOW_TEMP_VAL,Low temperature threshold value"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "RANGE0_CLR,Temperature Sensor Range Register 0"
|
|
hexmask.long.word 0x00 16.--27. 1. "HIGH_TEMP_VAL,High temperature threshold value"
|
|
hexmask.long.word 0x00 0.--11. 1. "LOW_TEMP_VAL,Low temperature threshold value"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "RANGE0_TOG,Temperature Sensor Range Register 0"
|
|
hexmask.long.word 0x00 16.--27. 1. "HIGH_TEMP_VAL,High temperature threshold value"
|
|
hexmask.long.word 0x00 0.--11. 1. "LOW_TEMP_VAL,Low temperature threshold value"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "RANGE1,Temperature Sensor Range Register 1"
|
|
hexmask.long.word 0x00 0.--11. 1. "PANIC_TEMP_VAL,Panic temperature threshold value"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "RANGE1_SET,Temperature Sensor Range Register 1"
|
|
hexmask.long.word 0x00 0.--11. 1. "PANIC_TEMP_VAL,Panic temperature threshold value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "RANGE1_CLR,Temperature Sensor Range Register 1"
|
|
hexmask.long.word 0x00 0.--11. 1. "PANIC_TEMP_VAL,Panic temperature threshold value"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "RANGE1_TOG,Temperature Sensor Range Register 1"
|
|
hexmask.long.word 0x00 0.--11. 1. "PANIC_TEMP_VAL,Panic temperature threshold value"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "STATUS0,Temperature Sensor Status Register 0"
|
|
eventfld.long 0x00 19. "PANIC_TEMP,Panic temperature alarm bit" "0: No Panic temperature alert,1: Panic temperature alert"
|
|
eventfld.long 0x00 18. "HIGH_TEMP,High temperature alarm bit" "0: No High temperature alert,1: High temperature alert"
|
|
newline
|
|
eventfld.long 0x00 17. "LOW_TEMP,Low temperature alarm bit" "0: No Low temperature alert,1: Low temperature alert"
|
|
eventfld.long 0x00 16. "FINISH,Temperature measurement complete" "0: Temperature sensor is busy (if CTRL1[START] =..,1: Temperature reading is complete and new.."
|
|
newline
|
|
hexmask.long.word 0x00 0.--11. 1. "TEMP_VAL,Measured temperature value"
|
|
tree.end
|
|
tree "TMR (Quad Timer)"
|
|
repeat 4. (list 1. 2. 3. 4.) (list ad:0x4015C000 ad:0x40160000 ad:0x40164000 ad:0x40168000)
|
|
tree "TMR$1"
|
|
base $2
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "COMP10,Timer Channel Compare Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_1,Comparison Value 1"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "COMP20,Timer Channel Compare Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_2,Comparison Value 2"
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "CAPT0,Timer Channel Capture Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTURE,Capture Value"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "LOAD0,Timer Channel Load Register"
|
|
hexmask.word 0x00 0.--15. 1. "LOAD,Timer Load Register"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "HOLD0,Timer Channel Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "HOLD,HOLD"
|
|
group.word 0x0A++0x01
|
|
line.word 0x00 "CNTR0,Timer Channel Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "COUNTER,COUNTER"
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "CTRL0,Timer Channel Control Register"
|
|
bitfld.word 0x00 13.--15. "CM,Count Mode" "0: No operation,1: Count rising edges of primary sourceRising..,2: Count rising and falling edges of primary..,3: Count rising edges of primary source while..,4: Quadrature count mode uses primary and..,5: Count rising edges of primary source..,6: Edge of secondary source triggers primary..,7: Cascaded counter mode (up/down)The primary.."
|
|
bitfld.word 0x00 9.--12. "PCS,Primary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin,4: Counter 0 output,5: Counter 1 output,6: Counter 2 output,7: Counter 3 output,8: IP bus clock divide by 1 prescaler,9: IP bus clock divide by 2 prescaler,10: IP bus clock divide by 4 prescaler,11: IP bus clock divide by 8 prescaler,12: IP bus clock divide by 16 prescaler,13: IP bus clock divide by 32 prescaler,14: IP bus clock divide by 64 prescaler,15: IP bus clock divide by 128 prescaler"
|
|
newline
|
|
bitfld.word 0x00 7.--8. "SCS,Secondary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin"
|
|
bitfld.word 0x00 6. "ONCE,Count Once" "0: Count repeatedly,1: Count until compare and then stop"
|
|
newline
|
|
bitfld.word 0x00 5. "LENGTH,Count Length" "0: Count until roll over at FFFF and continue..,1: Count until compare then re-initialize"
|
|
bitfld.word 0x00 4. "DIR,Count Direction" "0: Count up,1: Count down"
|
|
newline
|
|
bitfld.word 0x00 3. "COINIT,Co-Channel Initialization" "0: Co-channel counter/timers cannot force a..,1: Co-channel counter/timers may force a.."
|
|
bitfld.word 0x00 0.--2. "OUTMODE,Output Mode" "0: Asserted while counter is active,1: Clear OFLAG output on successful compare,2: Set OFLAG output on successful compare,3: Toggle OFLAG output on successful compare,4: Toggle OFLAG output using alternating compare..,5: Set on compare cleared on secondary source..,6: Set on compare cleared on counter rollover,7: Enable gated clock output while counter is.."
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "SCTRL0,Timer Channel Status and Control Register"
|
|
bitfld.word 0x00 15. "TCF,Timer Compare Flag" "0,1"
|
|
bitfld.word 0x00 14. "TCFIE,Timer Compare Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "TOF,Timer Overflow Flag" "0,1"
|
|
bitfld.word 0x00 12. "TOFIE,Timer Overflow Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "IEF,Input Edge Flag" "0,1"
|
|
bitfld.word 0x00 10. "IEFIE,Input Edge Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 9. "IPS,Input Polarity Select" "0,1"
|
|
rbitfld.word 0x00 8. "INPUT,External Input Signal" "0,1"
|
|
newline
|
|
bitfld.word 0x00 6.--7. "CAPTURE_MODE,Input Capture Mode" "0: Capture function is disabled,1: Load capture register on rising edge (when..,2: Load capture register on falling edge (when..,3: Load capture register on both edges of input"
|
|
bitfld.word 0x00 5. "MSTR,Master Mode" "0,1"
|
|
newline
|
|
bitfld.word 0x00 4. "EEOF,Enable External OFLAG Force" "0,1"
|
|
bitfld.word 0x00 3. "VAL,Forced OFLAG Value" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. "FORCE,Force OFLAG Output" "0,1"
|
|
bitfld.word 0x00 1. "OPS,Output Polarity Select" "0: True polarity,1: Inverted polarity"
|
|
newline
|
|
bitfld.word 0x00 0. "OEN,Output Enable" "0: The external pin is configured as an input,1: The OFLAG output signal is driven on the.."
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "CMPLD10,Timer Channel Comparator Load Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_1,COMPARATOR_LOAD_1"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "CMPLD20,Timer Channel Comparator Load Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_2,COMPARATOR_LOAD_2"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "CSCTRL0,Timer Channel Comparator Status and Control Register"
|
|
bitfld.word 0x00 14.--15. "DBG_EN,Debug Actions Enable" "0: Continue with normal operation during debug..,1: Halt TMR counter during debug mode,2: Force TMR output to logic 0 (prior to..,3: Both halt counter and force output to 0.."
|
|
bitfld.word 0x00 13. "FAULT,Fault Enable" "0: Fault function disabled,1: Fault function enabled"
|
|
newline
|
|
bitfld.word 0x00 12. "ALT_LOAD,Alternative Load Enable" "0: Counter can be re-initialized only with the..,1: Counter can be re-initialized with the LOAD.."
|
|
bitfld.word 0x00 11. "ROC,Reload on Capture" "0: Do not reload the counter on a capture event,1: Reload the counter on a capture event"
|
|
newline
|
|
bitfld.word 0x00 10. "TCI,Triggered Count Initialization Control" "0: Stop counter upon receiving a second trigger..,1: Reload the counter upon receiving a second.."
|
|
rbitfld.word 0x00 9. "UP,Counting Direction Indicator" "0: The last count was in the DOWN direction,1: The last count was in the UP direction"
|
|
newline
|
|
bitfld.word 0x00 7. "TCF2EN,Timer Compare 2 Interrupt Enable" "0,1"
|
|
bitfld.word 0x00 6. "TCF1EN,Timer Compare 1 Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "TCF2,Timer Compare 2 Interrupt Flag" "0,1"
|
|
bitfld.word 0x00 4. "TCF1,Timer Compare 1 Interrupt Flag" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "CL2,Compare Load Control 2" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
bitfld.word 0x00 0.--1. "CL1,Compare Load Control 1" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "FILT0,Timer Channel Input Filter Register"
|
|
bitfld.word 0x00 8.--10. "FILT_CNT,Input Filter Sample Count" "0,1,2,3,4,5,6,7"
|
|
hexmask.word.byte 0x00 0.--7. 1. "FILT_PER,Input Filter Sample Period"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "DMA0,Timer Channel DMA Enable Register"
|
|
bitfld.word 0x00 2. "CMPLD2DE,Comparator Preload Register 2 DMA Enable" "0,1"
|
|
bitfld.word 0x00 1. "CMPLD1DE,Comparator Preload Register 1 DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 0. "IEFDE,Input Edge Flag DMA Enable" "0,1"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "ENBL,Timer Channel Enable Register"
|
|
bitfld.word 0x00 0.--3. "ENBL,Timer Channel Enable" "0: Timer channel is disabled,1: Timer channel is enabled,?..."
|
|
group.word 0x20++0x01
|
|
line.word 0x00 "COMP11,Timer Channel Compare Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_1,Comparison Value 1"
|
|
group.word 0x22++0x01
|
|
line.word 0x00 "COMP21,Timer Channel Compare Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_2,Comparison Value 2"
|
|
group.word 0x24++0x01
|
|
line.word 0x00 "CAPT1,Timer Channel Capture Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTURE,Capture Value"
|
|
group.word 0x26++0x01
|
|
line.word 0x00 "LOAD1,Timer Channel Load Register"
|
|
hexmask.word 0x00 0.--15. 1. "LOAD,Timer Load Register"
|
|
group.word 0x28++0x01
|
|
line.word 0x00 "HOLD1,Timer Channel Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "HOLD,HOLD"
|
|
group.word 0x2A++0x01
|
|
line.word 0x00 "CNTR1,Timer Channel Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "COUNTER,COUNTER"
|
|
group.word 0x2C++0x01
|
|
line.word 0x00 "CTRL1,Timer Channel Control Register"
|
|
bitfld.word 0x00 13.--15. "CM,Count Mode" "0: No operation,1: Count rising edges of primary sourceRising..,2: Count rising and falling edges of primary..,3: Count rising edges of primary source while..,4: Quadrature count mode uses primary and..,5: Count rising edges of primary source..,6: Edge of secondary source triggers primary..,7: Cascaded counter mode (up/down)The primary.."
|
|
bitfld.word 0x00 9.--12. "PCS,Primary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin,4: Counter 0 output,5: Counter 1 output,6: Counter 2 output,7: Counter 3 output,8: IP bus clock divide by 1 prescaler,9: IP bus clock divide by 2 prescaler,10: IP bus clock divide by 4 prescaler,11: IP bus clock divide by 8 prescaler,12: IP bus clock divide by 16 prescaler,13: IP bus clock divide by 32 prescaler,14: IP bus clock divide by 64 prescaler,15: IP bus clock divide by 128 prescaler"
|
|
newline
|
|
bitfld.word 0x00 7.--8. "SCS,Secondary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin"
|
|
bitfld.word 0x00 6. "ONCE,Count Once" "0: Count repeatedly,1: Count until compare and then stop"
|
|
newline
|
|
bitfld.word 0x00 5. "LENGTH,Count Length" "0: Count until roll over at FFFF and continue..,1: Count until compare then re-initialize"
|
|
bitfld.word 0x00 4. "DIR,Count Direction" "0: Count up,1: Count down"
|
|
newline
|
|
bitfld.word 0x00 3. "COINIT,Co-Channel Initialization" "0: Co-channel counter/timers cannot force a..,1: Co-channel counter/timers may force a.."
|
|
bitfld.word 0x00 0.--2. "OUTMODE,Output Mode" "0: Asserted while counter is active,1: Clear OFLAG output on successful compare,2: Set OFLAG output on successful compare,3: Toggle OFLAG output on successful compare,4: Toggle OFLAG output using alternating compare..,5: Set on compare cleared on secondary source..,6: Set on compare cleared on counter rollover,7: Enable gated clock output while counter is.."
|
|
group.word 0x2E++0x01
|
|
line.word 0x00 "SCTRL1,Timer Channel Status and Control Register"
|
|
bitfld.word 0x00 15. "TCF,Timer Compare Flag" "0,1"
|
|
bitfld.word 0x00 14. "TCFIE,Timer Compare Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "TOF,Timer Overflow Flag" "0,1"
|
|
bitfld.word 0x00 12. "TOFIE,Timer Overflow Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "IEF,Input Edge Flag" "0,1"
|
|
bitfld.word 0x00 10. "IEFIE,Input Edge Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 9. "IPS,Input Polarity Select" "0,1"
|
|
rbitfld.word 0x00 8. "INPUT,External Input Signal" "0,1"
|
|
newline
|
|
bitfld.word 0x00 6.--7. "CAPTURE_MODE,Input Capture Mode" "0: Capture function is disabled,1: Load capture register on rising edge (when..,2: Load capture register on falling edge (when..,3: Load capture register on both edges of input"
|
|
bitfld.word 0x00 5. "MSTR,Master Mode" "0,1"
|
|
newline
|
|
bitfld.word 0x00 4. "EEOF,Enable External OFLAG Force" "0,1"
|
|
bitfld.word 0x00 3. "VAL,Forced OFLAG Value" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. "FORCE,Force OFLAG Output" "0,1"
|
|
bitfld.word 0x00 1. "OPS,Output Polarity Select" "0: True polarity,1: Inverted polarity"
|
|
newline
|
|
bitfld.word 0x00 0. "OEN,Output Enable" "0: The external pin is configured as an input,1: The OFLAG output signal is driven on the.."
|
|
group.word 0x30++0x01
|
|
line.word 0x00 "CMPLD11,Timer Channel Comparator Load Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_1,COMPARATOR_LOAD_1"
|
|
group.word 0x32++0x01
|
|
line.word 0x00 "CMPLD21,Timer Channel Comparator Load Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_2,COMPARATOR_LOAD_2"
|
|
group.word 0x34++0x01
|
|
line.word 0x00 "CSCTRL1,Timer Channel Comparator Status and Control Register"
|
|
bitfld.word 0x00 14.--15. "DBG_EN,Debug Actions Enable" "0: Continue with normal operation during debug..,1: Halt TMR counter during debug mode,2: Force TMR output to logic 0 (prior to..,3: Both halt counter and force output to 0.."
|
|
bitfld.word 0x00 13. "FAULT,Fault Enable" "0: Fault function disabled,1: Fault function enabled"
|
|
newline
|
|
bitfld.word 0x00 12. "ALT_LOAD,Alternative Load Enable" "0: Counter can be re-initialized only with the..,1: Counter can be re-initialized with the LOAD.."
|
|
bitfld.word 0x00 11. "ROC,Reload on Capture" "0: Do not reload the counter on a capture event,1: Reload the counter on a capture event"
|
|
newline
|
|
bitfld.word 0x00 10. "TCI,Triggered Count Initialization Control" "0: Stop counter upon receiving a second trigger..,1: Reload the counter upon receiving a second.."
|
|
rbitfld.word 0x00 9. "UP,Counting Direction Indicator" "0: The last count was in the DOWN direction,1: The last count was in the UP direction"
|
|
newline
|
|
bitfld.word 0x00 7. "TCF2EN,Timer Compare 2 Interrupt Enable" "0,1"
|
|
bitfld.word 0x00 6. "TCF1EN,Timer Compare 1 Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "TCF2,Timer Compare 2 Interrupt Flag" "0,1"
|
|
bitfld.word 0x00 4. "TCF1,Timer Compare 1 Interrupt Flag" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "CL2,Compare Load Control 2" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
bitfld.word 0x00 0.--1. "CL1,Compare Load Control 1" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
group.word 0x36++0x01
|
|
line.word 0x00 "FILT1,Timer Channel Input Filter Register"
|
|
bitfld.word 0x00 8.--10. "FILT_CNT,Input Filter Sample Count" "0,1,2,3,4,5,6,7"
|
|
hexmask.word.byte 0x00 0.--7. 1. "FILT_PER,Input Filter Sample Period"
|
|
group.word 0x38++0x01
|
|
line.word 0x00 "DMA1,Timer Channel DMA Enable Register"
|
|
bitfld.word 0x00 2. "CMPLD2DE,Comparator Preload Register 2 DMA Enable" "0,1"
|
|
bitfld.word 0x00 1. "CMPLD1DE,Comparator Preload Register 1 DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 0. "IEFDE,Input Edge Flag DMA Enable" "0,1"
|
|
group.word 0x40++0x01
|
|
line.word 0x00 "COMP12,Timer Channel Compare Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_1,Comparison Value 1"
|
|
group.word 0x42++0x01
|
|
line.word 0x00 "COMP22,Timer Channel Compare Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_2,Comparison Value 2"
|
|
group.word 0x44++0x01
|
|
line.word 0x00 "CAPT2,Timer Channel Capture Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTURE,Capture Value"
|
|
group.word 0x46++0x01
|
|
line.word 0x00 "LOAD2,Timer Channel Load Register"
|
|
hexmask.word 0x00 0.--15. 1. "LOAD,Timer Load Register"
|
|
group.word 0x48++0x01
|
|
line.word 0x00 "HOLD2,Timer Channel Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "HOLD,HOLD"
|
|
group.word 0x4A++0x01
|
|
line.word 0x00 "CNTR2,Timer Channel Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "COUNTER,COUNTER"
|
|
group.word 0x4C++0x01
|
|
line.word 0x00 "CTRL2,Timer Channel Control Register"
|
|
bitfld.word 0x00 13.--15. "CM,Count Mode" "0: No operation,1: Count rising edges of primary sourceRising..,2: Count rising and falling edges of primary..,3: Count rising edges of primary source while..,4: Quadrature count mode uses primary and..,5: Count rising edges of primary source..,6: Edge of secondary source triggers primary..,7: Cascaded counter mode (up/down)The primary.."
|
|
bitfld.word 0x00 9.--12. "PCS,Primary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin,4: Counter 0 output,5: Counter 1 output,6: Counter 2 output,7: Counter 3 output,8: IP bus clock divide by 1 prescaler,9: IP bus clock divide by 2 prescaler,10: IP bus clock divide by 4 prescaler,11: IP bus clock divide by 8 prescaler,12: IP bus clock divide by 16 prescaler,13: IP bus clock divide by 32 prescaler,14: IP bus clock divide by 64 prescaler,15: IP bus clock divide by 128 prescaler"
|
|
newline
|
|
bitfld.word 0x00 7.--8. "SCS,Secondary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin"
|
|
bitfld.word 0x00 6. "ONCE,Count Once" "0: Count repeatedly,1: Count until compare and then stop"
|
|
newline
|
|
bitfld.word 0x00 5. "LENGTH,Count Length" "0: Count until roll over at FFFF and continue..,1: Count until compare then re-initialize"
|
|
bitfld.word 0x00 4. "DIR,Count Direction" "0: Count up,1: Count down"
|
|
newline
|
|
bitfld.word 0x00 3. "COINIT,Co-Channel Initialization" "0: Co-channel counter/timers cannot force a..,1: Co-channel counter/timers may force a.."
|
|
bitfld.word 0x00 0.--2. "OUTMODE,Output Mode" "0: Asserted while counter is active,1: Clear OFLAG output on successful compare,2: Set OFLAG output on successful compare,3: Toggle OFLAG output on successful compare,4: Toggle OFLAG output using alternating compare..,5: Set on compare cleared on secondary source..,6: Set on compare cleared on counter rollover,7: Enable gated clock output while counter is.."
|
|
group.word 0x4E++0x01
|
|
line.word 0x00 "SCTRL2,Timer Channel Status and Control Register"
|
|
bitfld.word 0x00 15. "TCF,Timer Compare Flag" "0,1"
|
|
bitfld.word 0x00 14. "TCFIE,Timer Compare Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "TOF,Timer Overflow Flag" "0,1"
|
|
bitfld.word 0x00 12. "TOFIE,Timer Overflow Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "IEF,Input Edge Flag" "0,1"
|
|
bitfld.word 0x00 10. "IEFIE,Input Edge Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 9. "IPS,Input Polarity Select" "0,1"
|
|
rbitfld.word 0x00 8. "INPUT,External Input Signal" "0,1"
|
|
newline
|
|
bitfld.word 0x00 6.--7. "CAPTURE_MODE,Input Capture Mode" "0: Capture function is disabled,1: Load capture register on rising edge (when..,2: Load capture register on falling edge (when..,3: Load capture register on both edges of input"
|
|
bitfld.word 0x00 5. "MSTR,Master Mode" "0,1"
|
|
newline
|
|
bitfld.word 0x00 4. "EEOF,Enable External OFLAG Force" "0,1"
|
|
bitfld.word 0x00 3. "VAL,Forced OFLAG Value" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. "FORCE,Force OFLAG Output" "0,1"
|
|
bitfld.word 0x00 1. "OPS,Output Polarity Select" "0: True polarity,1: Inverted polarity"
|
|
newline
|
|
bitfld.word 0x00 0. "OEN,Output Enable" "0: The external pin is configured as an input,1: The OFLAG output signal is driven on the.."
|
|
group.word 0x50++0x01
|
|
line.word 0x00 "CMPLD12,Timer Channel Comparator Load Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_1,COMPARATOR_LOAD_1"
|
|
group.word 0x52++0x01
|
|
line.word 0x00 "CMPLD22,Timer Channel Comparator Load Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_2,COMPARATOR_LOAD_2"
|
|
group.word 0x54++0x01
|
|
line.word 0x00 "CSCTRL2,Timer Channel Comparator Status and Control Register"
|
|
bitfld.word 0x00 14.--15. "DBG_EN,Debug Actions Enable" "0: Continue with normal operation during debug..,1: Halt TMR counter during debug mode,2: Force TMR output to logic 0 (prior to..,3: Both halt counter and force output to 0.."
|
|
bitfld.word 0x00 13. "FAULT,Fault Enable" "0: Fault function disabled,1: Fault function enabled"
|
|
newline
|
|
bitfld.word 0x00 12. "ALT_LOAD,Alternative Load Enable" "0: Counter can be re-initialized only with the..,1: Counter can be re-initialized with the LOAD.."
|
|
bitfld.word 0x00 11. "ROC,Reload on Capture" "0: Do not reload the counter on a capture event,1: Reload the counter on a capture event"
|
|
newline
|
|
bitfld.word 0x00 10. "TCI,Triggered Count Initialization Control" "0: Stop counter upon receiving a second trigger..,1: Reload the counter upon receiving a second.."
|
|
rbitfld.word 0x00 9. "UP,Counting Direction Indicator" "0: The last count was in the DOWN direction,1: The last count was in the UP direction"
|
|
newline
|
|
bitfld.word 0x00 7. "TCF2EN,Timer Compare 2 Interrupt Enable" "0,1"
|
|
bitfld.word 0x00 6. "TCF1EN,Timer Compare 1 Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "TCF2,Timer Compare 2 Interrupt Flag" "0,1"
|
|
bitfld.word 0x00 4. "TCF1,Timer Compare 1 Interrupt Flag" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "CL2,Compare Load Control 2" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
bitfld.word 0x00 0.--1. "CL1,Compare Load Control 1" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
group.word 0x56++0x01
|
|
line.word 0x00 "FILT2,Timer Channel Input Filter Register"
|
|
bitfld.word 0x00 8.--10. "FILT_CNT,Input Filter Sample Count" "0,1,2,3,4,5,6,7"
|
|
hexmask.word.byte 0x00 0.--7. 1. "FILT_PER,Input Filter Sample Period"
|
|
group.word 0x58++0x01
|
|
line.word 0x00 "DMA2,Timer Channel DMA Enable Register"
|
|
bitfld.word 0x00 2. "CMPLD2DE,Comparator Preload Register 2 DMA Enable" "0,1"
|
|
bitfld.word 0x00 1. "CMPLD1DE,Comparator Preload Register 1 DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 0. "IEFDE,Input Edge Flag DMA Enable" "0,1"
|
|
group.word 0x60++0x01
|
|
line.word 0x00 "COMP13,Timer Channel Compare Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_1,Comparison Value 1"
|
|
group.word 0x62++0x01
|
|
line.word 0x00 "COMP23,Timer Channel Compare Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARISON_2,Comparison Value 2"
|
|
group.word 0x64++0x01
|
|
line.word 0x00 "CAPT3,Timer Channel Capture Register"
|
|
hexmask.word 0x00 0.--15. 1. "CAPTURE,Capture Value"
|
|
group.word 0x66++0x01
|
|
line.word 0x00 "LOAD3,Timer Channel Load Register"
|
|
hexmask.word 0x00 0.--15. 1. "LOAD,Timer Load Register"
|
|
group.word 0x68++0x01
|
|
line.word 0x00 "HOLD3,Timer Channel Hold Register"
|
|
hexmask.word 0x00 0.--15. 1. "HOLD,HOLD"
|
|
group.word 0x6A++0x01
|
|
line.word 0x00 "CNTR3,Timer Channel Counter Register"
|
|
hexmask.word 0x00 0.--15. 1. "COUNTER,COUNTER"
|
|
group.word 0x6C++0x01
|
|
line.word 0x00 "CTRL3,Timer Channel Control Register"
|
|
bitfld.word 0x00 13.--15. "CM,Count Mode" "0: No operation,1: Count rising edges of primary sourceRising..,2: Count rising and falling edges of primary..,3: Count rising edges of primary source while..,4: Quadrature count mode uses primary and..,5: Count rising edges of primary source..,6: Edge of secondary source triggers primary..,7: Cascaded counter mode (up/down)The primary.."
|
|
bitfld.word 0x00 9.--12. "PCS,Primary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin,4: Counter 0 output,5: Counter 1 output,6: Counter 2 output,7: Counter 3 output,8: IP bus clock divide by 1 prescaler,9: IP bus clock divide by 2 prescaler,10: IP bus clock divide by 4 prescaler,11: IP bus clock divide by 8 prescaler,12: IP bus clock divide by 16 prescaler,13: IP bus clock divide by 32 prescaler,14: IP bus clock divide by 64 prescaler,15: IP bus clock divide by 128 prescaler"
|
|
newline
|
|
bitfld.word 0x00 7.--8. "SCS,Secondary Count Source" "0: Counter 0 input pin,1: Counter 1 input pin,2: Counter 2 input pin,3: Counter 3 input pin"
|
|
bitfld.word 0x00 6. "ONCE,Count Once" "0: Count repeatedly,1: Count until compare and then stop"
|
|
newline
|
|
bitfld.word 0x00 5. "LENGTH,Count Length" "0: Count until roll over at FFFF and continue..,1: Count until compare then re-initialize"
|
|
bitfld.word 0x00 4. "DIR,Count Direction" "0: Count up,1: Count down"
|
|
newline
|
|
bitfld.word 0x00 3. "COINIT,Co-Channel Initialization" "0: Co-channel counter/timers cannot force a..,1: Co-channel counter/timers may force a.."
|
|
bitfld.word 0x00 0.--2. "OUTMODE,Output Mode" "0: Asserted while counter is active,1: Clear OFLAG output on successful compare,2: Set OFLAG output on successful compare,3: Toggle OFLAG output on successful compare,4: Toggle OFLAG output using alternating compare..,5: Set on compare cleared on secondary source..,6: Set on compare cleared on counter rollover,7: Enable gated clock output while counter is.."
|
|
group.word 0x6E++0x01
|
|
line.word 0x00 "SCTRL3,Timer Channel Status and Control Register"
|
|
bitfld.word 0x00 15. "TCF,Timer Compare Flag" "0,1"
|
|
bitfld.word 0x00 14. "TCFIE,Timer Compare Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 13. "TOF,Timer Overflow Flag" "0,1"
|
|
bitfld.word 0x00 12. "TOFIE,Timer Overflow Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 11. "IEF,Input Edge Flag" "0,1"
|
|
bitfld.word 0x00 10. "IEFIE,Input Edge Flag Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 9. "IPS,Input Polarity Select" "0,1"
|
|
rbitfld.word 0x00 8. "INPUT,External Input Signal" "0,1"
|
|
newline
|
|
bitfld.word 0x00 6.--7. "CAPTURE_MODE,Input Capture Mode" "0: Capture function is disabled,1: Load capture register on rising edge (when..,2: Load capture register on falling edge (when..,3: Load capture register on both edges of input"
|
|
bitfld.word 0x00 5. "MSTR,Master Mode" "0,1"
|
|
newline
|
|
bitfld.word 0x00 4. "EEOF,Enable External OFLAG Force" "0,1"
|
|
bitfld.word 0x00 3. "VAL,Forced OFLAG Value" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. "FORCE,Force OFLAG Output" "0,1"
|
|
bitfld.word 0x00 1. "OPS,Output Polarity Select" "0: True polarity,1: Inverted polarity"
|
|
newline
|
|
bitfld.word 0x00 0. "OEN,Output Enable" "0: The external pin is configured as an input,1: The OFLAG output signal is driven on the.."
|
|
group.word 0x70++0x01
|
|
line.word 0x00 "CMPLD13,Timer Channel Comparator Load Register 1"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_1,COMPARATOR_LOAD_1"
|
|
group.word 0x72++0x01
|
|
line.word 0x00 "CMPLD23,Timer Channel Comparator Load Register 2"
|
|
hexmask.word 0x00 0.--15. 1. "COMPARATOR_LOAD_2,COMPARATOR_LOAD_2"
|
|
group.word 0x74++0x01
|
|
line.word 0x00 "CSCTRL3,Timer Channel Comparator Status and Control Register"
|
|
bitfld.word 0x00 14.--15. "DBG_EN,Debug Actions Enable" "0: Continue with normal operation during debug..,1: Halt TMR counter during debug mode,2: Force TMR output to logic 0 (prior to..,3: Both halt counter and force output to 0.."
|
|
bitfld.word 0x00 13. "FAULT,Fault Enable" "0: Fault function disabled,1: Fault function enabled"
|
|
newline
|
|
bitfld.word 0x00 12. "ALT_LOAD,Alternative Load Enable" "0: Counter can be re-initialized only with the..,1: Counter can be re-initialized with the LOAD.."
|
|
bitfld.word 0x00 11. "ROC,Reload on Capture" "0: Do not reload the counter on a capture event,1: Reload the counter on a capture event"
|
|
newline
|
|
bitfld.word 0x00 10. "TCI,Triggered Count Initialization Control" "0: Stop counter upon receiving a second trigger..,1: Reload the counter upon receiving a second.."
|
|
rbitfld.word 0x00 9. "UP,Counting Direction Indicator" "0: The last count was in the DOWN direction,1: The last count was in the UP direction"
|
|
newline
|
|
bitfld.word 0x00 7. "TCF2EN,Timer Compare 2 Interrupt Enable" "0,1"
|
|
bitfld.word 0x00 6. "TCF1EN,Timer Compare 1 Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 5. "TCF2,Timer Compare 2 Interrupt Flag" "0,1"
|
|
bitfld.word 0x00 4. "TCF1,Timer Compare 1 Interrupt Flag" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2.--3. "CL2,Compare Load Control 2" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
bitfld.word 0x00 0.--1. "CL1,Compare Load Control 1" "0: Never preload,1: Load upon successful compare with the value..,2: Load upon successful compare with the value..,?..."
|
|
group.word 0x76++0x01
|
|
line.word 0x00 "FILT3,Timer Channel Input Filter Register"
|
|
bitfld.word 0x00 8.--10. "FILT_CNT,Input Filter Sample Count" "0,1,2,3,4,5,6,7"
|
|
hexmask.word.byte 0x00 0.--7. 1. "FILT_PER,Input Filter Sample Period"
|
|
group.word 0x78++0x01
|
|
line.word 0x00 "DMA3,Timer Channel DMA Enable Register"
|
|
bitfld.word 0x00 2. "CMPLD2DE,Comparator Preload Register 2 DMA Enable" "0,1"
|
|
bitfld.word 0x00 1. "CMPLD1DE,Comparator Preload Register 1 DMA Enable" "0,1"
|
|
newline
|
|
bitfld.word 0x00 0. "IEFDE,Input Edge Flag DMA Enable" "0,1"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "USB (Universal Serial Bus)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40430000 ad:0x4042C000)
|
|
tree "USB_OTG$1"
|
|
base $2
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "ID,Identification register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "REVISION,REVISION"
|
|
bitfld.long 0x00 8.--13. "NID,NID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 0.--5. "ID,ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "HWGENERAL,Hardware General"
|
|
bitfld.long 0x00 9.--10. "SM,SM" "0: No Serial Engine always use parallel signalling,1: Serial Engine present always use serial..,2: Software programmable - Reset to use parallel..,3: Software programmable - Reset to use serial.."
|
|
bitfld.long 0x00 6.--8. "PHYM,PHYM" "0: UTMI/UMTI+,1: ULPI_DDR,2: ULPI,3: Serial Only,4: Software programmable - reset to UTMI/UTMI+,5: Software programmable - reset to ULPI DDR,6: Software programmable - reset to ULPI,7: Software programmable - reset to Serial"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "PHYW,PHYW" "0: 8 bit wide data bus (Software non-programmable),1: 16 bit wide data bus (Software..,2: Reset to 8 bit wide data bus (Software..,3: Reset to 16 bit wide data bus (Software.."
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "HWHOST,Host Hardware Parameters"
|
|
bitfld.long 0x00 1.--3. "NPORT,NPORT" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. "HC,HC" "0: Not supported,1: HOST_OP_EN"
|
|
rgroup.long 0x0C++0x03
|
|
line.long 0x00 "HWDEVICE,Device Hardware Parameters"
|
|
bitfld.long 0x00 1.--5. "DEVEP,DEVEP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 0. "DC,DC" "0: DEVICE_OP_DIS,1: DEVICE_OP_EN"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "HWTXBUF,TX Buffer Hardware Parameters"
|
|
hexmask.long.byte 0x00 16.--23. 1. "TXCHANADD,TXCHANADD"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TXBURST,TXBURST"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "HWRXBUF,RX Buffer Hardware Parameters"
|
|
hexmask.long.byte 0x00 8.--15. 1. "RXADD,RXADD"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RXBURST,RXBURST"
|
|
group.long 0x80++0x03
|
|
line.long 0x00 "GPTIMER0LD,General Purpose Timer #0 Load"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "GPTLD,GPTLD"
|
|
group.long 0x84++0x03
|
|
line.long 0x00 "GPTIMER0CTRL,General Purpose Timer #0 Controller"
|
|
bitfld.long 0x00 31. "GPTRUN,GPTRUN" "0: Stop counting,1: RUN"
|
|
bitfld.long 0x00 30. "GPTRST,GPTRST" "0: NO_ACTION,1: Load counter value from GPTLD bits in.."
|
|
newline
|
|
bitfld.long 0x00 24. "GPTMODE,GPTMODE" "0: One Shot Mode,1: Repeat Mode"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "GPTCNT,GPTCNT"
|
|
group.long 0x88++0x03
|
|
line.long 0x00 "GPTIMER1LD,General Purpose Timer #1 Load"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "GPTLD,GPTLD"
|
|
group.long 0x8C++0x03
|
|
line.long 0x00 "GPTIMER1CTRL,General Purpose Timer #1 Controller"
|
|
bitfld.long 0x00 31. "GPTRUN,GPTRUN" "0: Stop counting,1: RUN"
|
|
bitfld.long 0x00 30. "GPTRST,GPTRST" "0: NO_ACTION,1: Load counter value from GPTLD bits in.."
|
|
newline
|
|
bitfld.long 0x00 24. "GPTMODE,GPTMODE" "0: One Shot Mode,1: Repeat Mode"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "GPTCNT,GPTCNT"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "SBUSCFG,System Bus Config"
|
|
bitfld.long 0x00 0.--2. "AHBBRST,AHBBRST" "0: Incremental burst of unspecified length only,1: INCR4 burst then single transfer,2: INCR8 burst INCR4 burst then single transfer,3: INCR16 burst INCR8 burst INCR4 burst then..,?,5: INCR4 burst then incremental burst of..,6: INCR8 burst INCR4 burst then incremental..,7: INCR16 burst INCR8 burst INCR4 burst then.."
|
|
rgroup.byte 0x100++0x00
|
|
line.byte 0x00 "CAPLENGTH,Capability Registers Length"
|
|
hexmask.byte 0x00 0.--7. 1. "CAPLENGTH,CAPLENGTH"
|
|
rgroup.word 0x102++0x01
|
|
line.word 0x00 "HCIVERSION,Host Controller Interface Version"
|
|
hexmask.word 0x00 0.--15. 1. "HCIVERSION,HCIVERSION"
|
|
rgroup.long 0x104++0x03
|
|
line.long 0x00 "HCSPARAMS,Host Controller Structural Parameters"
|
|
bitfld.long 0x00 24.--27. "N_TT,N_TT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 20.--23. "N_PTT,N_PTT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 16. "PI,PI" "0,1"
|
|
bitfld.long 0x00 12.--15. "N_CC,N_CC" "0: There is no internal Companion Controller and..,1: There are internal companion controller(s)..,?..."
|
|
newline
|
|
bitfld.long 0x00 8.--11. "N_PCC,N_PCC" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4. "PPC,PPC" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "N_PORTS,N_PORTS" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x108++0x03
|
|
line.long 0x00 "HCCPARAMS,Host Controller Capability Parameters"
|
|
hexmask.long.byte 0x00 8.--15. 1. "EECP,EECP"
|
|
bitfld.long 0x00 4.--7. "IST,IST" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2. "ASP,ASP" "0,1"
|
|
bitfld.long 0x00 1. "PFL,PFL" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ADC,ADC" "0,1"
|
|
rgroup.word 0x120++0x01
|
|
line.word 0x00 "DCIVERSION,Device Controller Interface Version"
|
|
hexmask.word 0x00 0.--15. 1. "DCIVERSION,DCIVERSION"
|
|
rgroup.long 0x124++0x03
|
|
line.long 0x00 "DCCPARAMS,Device Controller Capability Parameters"
|
|
bitfld.long 0x00 8. "HC,HC" "0,1"
|
|
bitfld.long 0x00 7. "DC,DC" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--4. "DEN,DEN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "USBCMD,USB Command Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ITC,ITC"
|
|
bitfld.long 0x00 15. "FS_2,FS_2" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "ATDTW,ATDTW" "0,1"
|
|
bitfld.long 0x00 13. "SUTW,SUTW" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ASPE,ASPE" "0,1"
|
|
bitfld.long 0x00 8.--9. "ASP,ASP" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 6. "IAA,IAA" "0,1"
|
|
bitfld.long 0x00 5. "ASE,ASE" "0: Do not process the Asynchronous Schedule,1: Use the ASYNCLISTADDR register to access the.."
|
|
newline
|
|
bitfld.long 0x00 4. "PSE,PSE" "0: Do not process the Periodic Schedule,1: Use the PERIODICLISTBASE register to access.."
|
|
bitfld.long 0x00 2.--3. "FS_1,FS_1" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "RST,RST" "0,1"
|
|
bitfld.long 0x00 0. "RS,RS" "0,1"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "USBSTS,USB Status Register"
|
|
bitfld.long 0x00 25. "TI1,TI1" "0,1"
|
|
bitfld.long 0x00 24. "TI0,TI0" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 16. "NAKI,NAKI" "0,1"
|
|
bitfld.long 0x00 15. "AS,AS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "PS,PS" "0,1"
|
|
bitfld.long 0x00 13. "RCL,RCL" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "HCH,HCH" "0,1"
|
|
bitfld.long 0x00 10. "ULPII,ULPII" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "SLI,SLI" "0,1"
|
|
bitfld.long 0x00 7. "SRI,SRI" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "URI,URI" "0,1"
|
|
bitfld.long 0x00 5. "AAI,AAI" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "SEI,SEI" "0,1"
|
|
bitfld.long 0x00 3. "FRI,FRI" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PCI,PCI" "0,1"
|
|
bitfld.long 0x00 1. "UEI,UEI" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "UI,UI" "0,1"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "USBINTR,Interrupt Enable Register"
|
|
bitfld.long 0x00 25. "TIE1,TIE1" "0,1"
|
|
bitfld.long 0x00 24. "TIE0,TIE0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "UPIE,UPIE" "0,1"
|
|
bitfld.long 0x00 18. "UAIE,UAIE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "NAKE,NAKE" "0,1"
|
|
bitfld.long 0x00 10. "ULPIE,ULPIE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "SLE,SLE" "0,1"
|
|
bitfld.long 0x00 7. "SRE,SRE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "URE,URE" "0,1"
|
|
bitfld.long 0x00 5. "AAE,AAE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "SEE,SEE" "0,1"
|
|
bitfld.long 0x00 3. "FRE,FRE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PCE,PCE" "0,1"
|
|
bitfld.long 0x00 1. "UEE,UEE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "UE,UE" "0,1"
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "FRINDEX,USB Frame Index"
|
|
hexmask.long.word 0x00 0.--13. 1. "FRINDEX,FRINDEX"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "DEVICEADDR,Device Address"
|
|
hexmask.long.byte 0x00 25.--31. 1. "USBADR,USBADR"
|
|
bitfld.long 0x00 24. "USBADRA,USBADRA" "0,1"
|
|
group.long 0x154++0x03
|
|
line.long 0x00 "PERIODICLISTBASE,Frame List Base Address"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "BASEADR,BASEADR"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "ASYNCLISTADDR,Next Asynch"
|
|
hexmask.long 0x00 5.--31. 1. "ASYBASE,ASYBASE"
|
|
group.long 0x158++0x03
|
|
line.long 0x00 "ENDPTLISTADDR,Endpoint List Address"
|
|
hexmask.long.tbyte 0x00 11.--31. 1. "EPBASE,EPBASE"
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "BURSTSIZE,Programmable Burst Size"
|
|
hexmask.long.word 0x00 8.--16. 1. "TXPBURST,TXPBURST"
|
|
hexmask.long.byte 0x00 0.--7. 1. "RXPBURST,RXPBURST"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "TXFILLTUNING,TX FIFO Fill Tuning"
|
|
bitfld.long 0x00 16.--21. "TXFIFOTHRES,TXFIFOTHRES" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
bitfld.long 0x00 8.--12. "TXSCHHEALTH,TXSCHHEALTH" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "TXSCHOH,TXSCHOH"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "ENDPTNAK,Endpoint NAK"
|
|
hexmask.long.byte 0x00 16.--23. 1. "EPTN,EPTN"
|
|
hexmask.long.byte 0x00 0.--7. 1. "EPRN,EPRN"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "ENDPTNAKEN,Endpoint NAK Enable"
|
|
hexmask.long.byte 0x00 16.--23. 1. "EPTNE,EPTNE"
|
|
hexmask.long.byte 0x00 0.--7. 1. "EPRNE,EPRNE"
|
|
rgroup.long 0x180++0x03
|
|
line.long 0x00 "CONFIGFLAG,Configure Flag Register"
|
|
bitfld.long 0x00 0. "CF,CF" "0: Port routing control logic default-routes..,1: Port routing control logic default-routes all.."
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "PORTSC1,Port Status & Control"
|
|
bitfld.long 0x00 30.--31. "PTS_1,PTS_1" "0,1,2,3"
|
|
bitfld.long 0x00 29. "STS,STS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "PTW,PTW" "0: Select the 8-bit UTMI interface [60MHz],1: Select the 16-bit UTMI interface [30MHz]"
|
|
bitfld.long 0x00 26.--27. "PSPD,PSPD" "0: Full Speed,1: Low Speed,2: High Speed,3: UNDEFINED"
|
|
newline
|
|
bitfld.long 0x00 25. "PTS_2,PTS_2" "0,1"
|
|
bitfld.long 0x00 24. "PFSC,PFSC" "0: Normal operation,1: Forced to full speed"
|
|
newline
|
|
bitfld.long 0x00 23. "PHCD,PHCD" "0: Enable PHY clock,1: Disable PHY clock"
|
|
bitfld.long 0x00 22. "WKOC,WKOC" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "WKDC,WKDC" "0,1"
|
|
bitfld.long 0x00 20. "WKCN,WKCN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "PTC,PTC" "0: TEST_MODE_DISABLE,1: J_STATE,2: K_STATE,3: SE0 (host) / NAK (device),4: Packet,5: FORCE_ENABLE_HS,6: FORCE_ENABLE_FS,7: FORCE_ENABLE_LS,?..."
|
|
bitfld.long 0x00 14.--15. "PIC,PIC" "0: Port indicators are off,1: PORT_IND_AMBER,2: PORT_IND_GREEN,3: UNDEFINED"
|
|
newline
|
|
bitfld.long 0x00 13. "PO,PO" "0,1"
|
|
bitfld.long 0x00 12. "PP,PP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10.--11. "LS,LS" "0: SE0,1: K_STATE,2: J_STATE,3: UNDEFINED"
|
|
rbitfld.long 0x00 9. "HSP,HSP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "PR,PR" "0,1"
|
|
bitfld.long 0x00 7. "SUSP,SUSP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "FPR,FPR" "0,1"
|
|
bitfld.long 0x00 5. "OCC,OCC" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 4. "OCA,OCA" "0: This port does not have an over-current..,1: This port currently has an over-current.."
|
|
bitfld.long 0x00 3. "PEC,PEC" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PE,PE" "0,1"
|
|
bitfld.long 0x00 1. "CSC,CSC" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0. "CCS,CCS" "0,1"
|
|
group.long 0x1A4++0x03
|
|
line.long 0x00 "OTGSC,On-The-Go Status & control"
|
|
bitfld.long 0x00 30. "DPIE,DPIE" "0,1"
|
|
bitfld.long 0x00 29. "EN_1MS,EN_1MS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "BSEIE,BSEIE" "0,1"
|
|
bitfld.long 0x00 27. "BSVIE,BSVIE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "ASVIE,ASVIE" "0,1"
|
|
bitfld.long 0x00 25. "AVVIE,AVVIE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "IDIE,IDIE" "0,1"
|
|
bitfld.long 0x00 22. "DPIS,DPIS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "STATUS_1MS,STATUS_1MS" "0,1"
|
|
bitfld.long 0x00 20. "BSEIS,BSEIS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "BSVIS,BSVIS" "0,1"
|
|
bitfld.long 0x00 18. "ASVIS,ASVIS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "AVVIS,AVVIS" "0,1"
|
|
bitfld.long 0x00 16. "IDIS,IDIS" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 14. "DPS,DPS" "0,1"
|
|
rbitfld.long 0x00 13. "TOG_1MS,TOG_1MS" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 12. "BSE,BSE" "0,1"
|
|
rbitfld.long 0x00 11. "BSV,BSV" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 10. "ASV,ASV" "0,1"
|
|
rbitfld.long 0x00 9. "AVV,AVV" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 8. "ID,ID" "0,1"
|
|
bitfld.long 0x00 5. "IDPU,IDPU" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "DP,DP" "0,1"
|
|
bitfld.long 0x00 3. "OT,OT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "VC,VC" "0,1"
|
|
bitfld.long 0x00 0. "VD,VD" "0,1"
|
|
group.long 0x1A8++0x03
|
|
line.long 0x00 "USBMODE,USB Device Mode"
|
|
bitfld.long 0x00 4. "SDIS,SDIS" "0,1"
|
|
bitfld.long 0x00 3. "SLOM,SLOM" "0: Setup Lockouts On (default),1: Setup Lockouts Off"
|
|
newline
|
|
bitfld.long 0x00 2. "ES,ES" "0: Little Endian [Default],1: BIG_ENDIAN"
|
|
bitfld.long 0x00 0.--1. "CM,CM" "0: Idle [Default for combination host/device],?,2: Device Controller [Default for device only..,3: Host Controller [Default for host only.."
|
|
group.long 0x1AC++0x03
|
|
line.long 0x00 "ENDPTSETUPSTAT,Endpoint Setup Status"
|
|
hexmask.long.word 0x00 0.--15. 1. "ENDPTSETUPSTAT,ENDPTSETUPSTAT"
|
|
group.long 0x1B0++0x03
|
|
line.long 0x00 "ENDPTPRIME,Endpoint Prime"
|
|
hexmask.long.byte 0x00 16.--23. 1. "PETB,PETB"
|
|
hexmask.long.byte 0x00 0.--7. 1. "PERB,PERB"
|
|
group.long 0x1B4++0x03
|
|
line.long 0x00 "ENDPTFLUSH,Endpoint Flush"
|
|
hexmask.long.byte 0x00 16.--23. 1. "FETB,FETB"
|
|
hexmask.long.byte 0x00 0.--7. 1. "FERB,FERB"
|
|
rgroup.long 0x1B8++0x03
|
|
line.long 0x00 "ENDPTSTAT,Endpoint Status"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ETBR,ETBR"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ERBR,ERBR"
|
|
group.long 0x1BC++0x03
|
|
line.long 0x00 "ENDPTCOMPLETE,Endpoint Complete"
|
|
hexmask.long.byte 0x00 16.--23. 1. "ETCE,ETCE"
|
|
hexmask.long.byte 0x00 0.--7. 1. "ERCE,ERCE"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "ENDPTCTRL0,Endpoint Control0"
|
|
bitfld.long 0x00 23. "TXE,TXE" "0,1"
|
|
bitfld.long 0x00 18.--19. "TXT,TXT" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 16. "TXS,TXS" "0,1"
|
|
bitfld.long 0x00 7. "RXE,RXE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "RXT,RXT" "0,1,2,3"
|
|
bitfld.long 0x00 0. "RXS,RXS" "0,1"
|
|
repeat 7. (strings "1" "2" "3" "4" "5" "6" "7" )(list 0x00 0x04 0x08 0x0C 0x10 0x14 0x18 )
|
|
group.long ($2+0x1C4)++0x03
|
|
line.long 0x00 "ENDPTCTRL$1,Endpoint Control $1"
|
|
bitfld.long 0x00 23. "TXE,TXE" "0,1"
|
|
bitfld.long 0x00 22. "TXR,TXR" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "TXI,TXI" "0,1"
|
|
bitfld.long 0x00 18.--19. "TXT,TXT" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 17. "TXD,TXD" "0,1"
|
|
bitfld.long 0x00 16. "TXS,TXS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "RXE,RXE" "0,1"
|
|
bitfld.long 0x00 6. "RXR,RXR" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "RXI,RXI" "0,1"
|
|
bitfld.long 0x00 2.--3. "RXT,RXT" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "RXD,RXD" "0,1"
|
|
bitfld.long 0x00 0. "RXS,RXS" "0,1"
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "USBHSDCD (USBDCD)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40434800 ad:0x40438800)
|
|
tree "USBHSDCD$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CONTROL,Control register"
|
|
bitfld.long 0x00 25. "SR,Software Reset" "0: Do not perform a software reset,1: Perform a software reset"
|
|
bitfld.long 0x00 24. "START,Start Change Detection Sequence" "0: Do not start the sequence,1: Initiate the charger detection sequence"
|
|
newline
|
|
bitfld.long 0x00 17. "BC12,BC12" "0: Compatible with BC1.1 (default),1: Compatible with BC1.2"
|
|
bitfld.long 0x00 16. "IE,Interrupt Enable" "0: Disable interrupts to the system,1: Enable interrupts to the system"
|
|
newline
|
|
rbitfld.long 0x00 8. "IF,Interrupt Flag" "0: No interrupt is pending,1: An interrupt is pending"
|
|
bitfld.long 0x00 0. "IACK,Interrupt Acknowledge" "0: Do not clear the interrupt,1: Clear the IF bit (interrupt flag)"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CLOCK,Clock register"
|
|
hexmask.long.word 0x00 2.--11. 1. "CLOCK_SPEED,Numerical Value of Clock Speed in Binary"
|
|
bitfld.long 0x00 0. "CLOCK_UNIT,Unit of Measurement Encoding for Clock Speed" "0: kHz Speed (between 1 kHz and 1023 kHz),1: MHz Speed (between 1 MHz and 1023 MHz)"
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "STATUS,Status register"
|
|
bitfld.long 0x00 22. "ACTIVE,Active Status Indicator" "0: The sequence is not running,1: The sequence is running"
|
|
bitfld.long 0x00 21. "TO,Timeout Flag" "0: The detection sequence has not been running..,1: It has been over 1 s since the data pin.."
|
|
newline
|
|
bitfld.long 0x00 20. "ERR,Error Flag" "0: No sequence errors,1: Error in the detection sequence"
|
|
bitfld.long 0x00 18.--19. "SEQ_STAT,Charger Detection Sequence Status" "0: The module is either not enabled or the..,1: Data pin contact detection is complete,2: Charging port detection is complete,3: Charger type detection is complete"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "SEQ_RES,Charger Detection Sequence Results" "0: No results to report,1: Attached to an SDP,2: Attached to a charging port,3: Attached to a DCP"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "SIGNAL_OVERRIDE,Signal Override Register"
|
|
bitfld.long 0x00 0.--1. "PS,Phase Selection" "0: No overrides,?,2: Enables VDP_SRC voltage source for the USB_DP..,?..."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "TIMER0,TIMER0 register"
|
|
hexmask.long.word 0x00 16.--25. 1. "TSEQ_INIT,Sequence Initiation Time"
|
|
hexmask.long.word 0x00 0.--11. 1. "TUNITCON,Unit Connection Timer Elapse (in ms)"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TIMER1,TIMER1 register"
|
|
hexmask.long.word 0x00 16.--25. 1. "TDCD_DBNC,Time Period to Debounce D+ Signal"
|
|
hexmask.long.word 0x00 0.--9. 1. "TVDPSRC_ON,Time Period Comparator Enabled"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TIMER2_BC11,TIMER2_BC11 register"
|
|
hexmask.long.word 0x00 16.--25. 1. "TVDPSRC_CON,Time Period Before Enabling D+ Pullup"
|
|
bitfld.long 0x00 0.--3. "CHECK_DM,Time Before Check of D- Line" "?,1: 1ms - 15ms,2: 1ms - 15ms,3: 1ms - 15ms,4: 1ms - 15ms,5: 1ms - 15ms,6: 1ms - 15ms,7: 1ms - 15ms,8: 1ms - 15ms,9: 1ms - 15ms,10: 1ms - 15ms,?..."
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TIMER2_BC12,TIMER2_BC12 register"
|
|
hexmask.long.word 0x00 16.--25. 1. "TWAIT_AFTER_PRD,TWAIT_AFTER_PRD"
|
|
hexmask.long.word 0x00 0.--9. 1. "TVDMSRC_ON,TVDMSRC_ON"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "USBNC (USB Non-Core Memory Map/Registers)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40430200 ad:0x4042C200)
|
|
tree "USBNC_OTG$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL1,USB OTG Control 1 Register"
|
|
rbitfld.long 0x00 31. "WIR,WIR" "0: No wake-up interrupt request received,1: Wake-up Interrupt Request received"
|
|
bitfld.long 0x00 29. "WKUP_DPDM_EN,Wake-up on DPDM change enable" "0: DPDM changes wake-up to be disabled only when..,1: (Default) DPDM changes wake-up to be enabled.."
|
|
newline
|
|
bitfld.long 0x00 17. "WKUP_VBUS_EN,WKUP_VBUS_EN" "0: WKUP_VBUS_DIS,1: WKUP_VBUS_EN"
|
|
bitfld.long 0x00 16. "WKUP_ID_EN,WKUP_ID_EN" "0: WKUP_ID_DIS,1: WKUP_ID_EN"
|
|
newline
|
|
bitfld.long 0x00 15. "WKUP_SW,WKUP_SW" "0: INACTIVE,1: Force wake-up"
|
|
bitfld.long 0x00 14. "WKUP_SW_EN,WKUP_SW_EN" "0: SW_WKUP_DIS,1: SW_WKUP_EN"
|
|
newline
|
|
bitfld.long 0x00 10. "WIE,WIE" "0: Interrupt Disabled,1: Interrupt Enabled"
|
|
bitfld.long 0x00 9. "PWR_POL,PWR_POL" "0: PMIC Power Pin is Low active,1: PMIC Power Pin is High active"
|
|
newline
|
|
bitfld.long 0x00 8. "OVER_CUR_POL,OVER_CUR_POL" "0: High active (high on this signal represents..,1: Low active (low on this signal represents an.."
|
|
bitfld.long 0x00 7. "OVER_CUR_DIS,OVER_CUR_DIS" "0: Enables overcurrent detection,1: Disables overcurrent detection"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL2,USB OTG Control 2 Register"
|
|
eventfld.long 0x00 31. "UTMI_CLK_VLD,UTMI_CLK_VLD" "0: DEFAULT,?..."
|
|
bitfld.long 0x00 3. "LOWSPEED_EN,LOWSPEED_EN" "0: DEFAULT,?..."
|
|
newline
|
|
bitfld.long 0x00 2. "AUTURESUME_EN,Auto Resume Enable" "0: DEFAULT,?..."
|
|
bitfld.long 0x00 0.--1. "VBUS_SOURCE_SEL,VBUS_SOURCE_SEL" "0: VBUS_VALID,1: SESS_VALID_1,2: SESS_VALID_2,3: SESS_VALID_3"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "HSIC_CTRL,USB Host HSIC Control Register"
|
|
rbitfld.long 0x00 31. "CLK_VLD,CLK_VLD" "0: INVALID,1: VALID"
|
|
bitfld.long 0x00 12. "HSIC_EN,HSIC_EN" "0: Disabled,1: Enabled"
|
|
newline
|
|
bitfld.long 0x00 11. "HSIC_CLK_ON,HSIC_CLK_ON" "0: INACTIVE,1: ACTIVE"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "USBPHY"
|
|
repeat 2. (list 1. 2.) (list ad:0x40434000 ad:0x40438000)
|
|
tree "USBPHY$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "PWD,USB PHY Power-Down Register"
|
|
bitfld.long 0x00 20. "RXPWDRX,RXPWDRX" "0: Normal operation,1: Power-down the entire USB PHY receiver block.."
|
|
newline
|
|
bitfld.long 0x00 19. "RXPWDDIFF,RXPWDDIFF" "0: Normal operation,1: Power-down the USB high-speed differential.."
|
|
newline
|
|
bitfld.long 0x00 18. "RXPWD1PT1,RXPWD1PT1" "0: Normal operation,1: Power-down the USB full-speed differential.."
|
|
newline
|
|
bitfld.long 0x00 17. "RXPWDENV,RXPWDENV" "0: Normal operation,1: Power-down the USB high-speed receiver.."
|
|
newline
|
|
bitfld.long 0x00 12. "TXPWDV2I,TXPWDV2I" "0: Normal operation,1: Power-down the USB PHY transmit V-to-I.."
|
|
newline
|
|
bitfld.long 0x00 11. "TXPWDIBIAS,TXPWDIBIAS" "0: Normal operation,1: Power-down the USB PHY current bias block for.."
|
|
newline
|
|
bitfld.long 0x00 10. "TXPWDFS,TXPWDFS" "0: Normal operation,1: Power-down the USB full-speed drivers"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PWD_SET,USB PHY Power-Down Register"
|
|
bitfld.long 0x00 20. "RXPWDRX,RXPWDRX" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "RXPWDDIFF,RXPWDDIFF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "RXPWD1PT1,RXPWD1PT1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "RXPWDENV,RXPWDENV" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "TXPWDV2I,TXPWDV2I" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "TXPWDIBIAS,TXPWDIBIAS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "TXPWDFS,TXPWDFS" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "PWD_CLR,USB PHY Power-Down Register"
|
|
eventfld.long 0x00 20. "RXPWDRX,RXPWDRX" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "RXPWDDIFF,RXPWDDIFF" "0,1"
|
|
newline
|
|
eventfld.long 0x00 18. "RXPWD1PT1,RXPWD1PT1" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "RXPWDENV,RXPWDENV" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "TXPWDV2I,TXPWDV2I" "0,1"
|
|
newline
|
|
eventfld.long 0x00 11. "TXPWDIBIAS,TXPWDIBIAS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 10. "TXPWDFS,TXPWDFS" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "PWD_TOG,USB PHY Power-Down Register"
|
|
bitfld.long 0x00 20. "RXPWDRX,RXPWDRX" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "RXPWDDIFF,RXPWDDIFF" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "RXPWD1PT1,RXPWD1PT1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "RXPWDENV,RXPWDENV" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "TXPWDV2I,TXPWDV2I" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "TXPWDIBIAS,TXPWDIBIAS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "TXPWDFS,TXPWDFS" "0,1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "TX,USB PHY Transmitter Control Register"
|
|
bitfld.long 0x00 16.--19. "TXCAL45DP,TXCAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "TXCAL45DN,TXCAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "D_CAL,D_CAL" "0: Maximum current approximately 19% above nominal,?,?,?,?,?,?,7: NOMINAL,?,?,?,?,?,?,?,15: Minimum current approximately 19% below.."
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "TX_SET,USB PHY Transmitter Control Register"
|
|
bitfld.long 0x00 16.--19. "TXCAL45DP,TXCAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "TXCAL45DN,TXCAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "D_CAL,D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "TX_CLR,USB PHY Transmitter Control Register"
|
|
eventfld.long 0x00 16.--19. "TXCAL45DP,TXCAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "TXCAL45DN,TXCAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 0.--3. "D_CAL,D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "TX_TOG,USB PHY Transmitter Control Register"
|
|
bitfld.long 0x00 16.--19. "TXCAL45DP,TXCAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "TXCAL45DN,TXCAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "D_CAL,D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "RX,USB PHY Receiver Control Register"
|
|
bitfld.long 0x00 22. "RXDBYPASS,RXDBYPASS" "0: Normal operation,1: Use the output of the USB_DP single-ended.."
|
|
newline
|
|
bitfld.long 0x00 4.--6. "DISCONADJ,DISCONADJ" "0: Trip-Level Voltage is 0.56875 V,1: Trip-Level Voltage is 0.55000 V,2: Trip-Level Voltage is 0.58125 V,3: Trip-Level Voltage is 0.60000 V,?..."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "ENVADJ,ENVADJ" "0: Trip-Level Voltage is 0.1000 V,1: Trip-Level Voltage is 0.1125 V,2: Trip-Level Voltage is 0.1250 V,3: Trip-Level Voltage is 0.0875 V,?..."
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "RX_SET,USB PHY Receiver Control Register"
|
|
bitfld.long 0x00 22. "RXDBYPASS,RXDBYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "DISCONADJ,DISCONADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "ENVADJ,ENVADJ" "0,1,2,3,4,5,6,7"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "RX_CLR,USB PHY Receiver Control Register"
|
|
eventfld.long 0x00 22. "RXDBYPASS,RXDBYPASS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4.--6. "DISCONADJ,DISCONADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 0.--2. "ENVADJ,ENVADJ" "0,1,2,3,4,5,6,7"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "RX_TOG,USB PHY Receiver Control Register"
|
|
bitfld.long 0x00 22. "RXDBYPASS,RXDBYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4.--6. "DISCONADJ,DISCONADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "ENVADJ,ENVADJ" "0,1,2,3,4,5,6,7"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CTRL,USB PHY General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,SFTRST" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 29. "UTMI_SUSPENDM,UTMI_SUSPENDM" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "HOST_FORCE_LS_SE0,HOST_FORCE_LS_SE0" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 27. "OTG_ID_VALUE,OTG_ID_VALUE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "FSDLL_RST_EN,FSDLL_RST_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "ENVBUSCHG_WKUP,ENVBUSCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "ENIDCHG_WKUP,ENIDCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "ENDPDMCHG_WKUP,ENDPDMCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "ENAUTOCLR_PHY_PWD,ENAUTOCLR_PHY_PWD" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "ENAUTOCLR_CLKGATE,ENAUTOCLR_CLKGATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "AUTORESUME_EN,AUTORESUME_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "WAKEUP_IRQ,WAKEUP_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ENIRQWAKEUP,ENIRQWAKEUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENUTMILEVEL3,ENUTMILEVEL3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "ENUTMILEVEL2,ENUTMILEVEL2" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "DEVPLUGIN_IRQ,DEVPLUGIN_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ENIRQDEVPLUGIN,ENIRQDEVPLUGIN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "RESUME_IRQ,RESUME_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "ENIRQRESUMEDETECT,ENIRQRESUMEDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "RESUMEIRQSTICKY,RESUMEIRQSTICKY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "ENOTGIDDETECT,ENOTGIDDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "OTG_ID_CHG_IRQ,OTG_ID_CHG_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "DEVPLUGIN_POLARITY,DEVPLUGIN_POLARITY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "ENDEVPLUGINDETECT,Enables non-standard resistive plugged-in detection" "0: Disables 200kohm pullup resistors on DP and..,1: Enables 200kohm pullup resistors on DP and DN.."
|
|
newline
|
|
bitfld.long 0x00 3. "HOSTDISCONDETECT_IRQ,HOSTDISCONDETECT_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "ENIRQHOSTDISCON,ENIRQHOSTDISCON" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ENHOSTDISCONDETECT,ENHOSTDISCONDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENOTG_ID_CHG_IRQ,ENOTG_ID_CHG_IRQ" "0,1"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CTRL_SET,USB PHY General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,SFTRST" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 29. "UTMI_SUSPENDM,UTMI_SUSPENDM" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "HOST_FORCE_LS_SE0,HOST_FORCE_LS_SE0" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 27. "OTG_ID_VALUE,OTG_ID_VALUE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "FSDLL_RST_EN,FSDLL_RST_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "ENVBUSCHG_WKUP,ENVBUSCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "ENIDCHG_WKUP,ENIDCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "ENDPDMCHG_WKUP,ENDPDMCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "ENAUTOCLR_PHY_PWD,ENAUTOCLR_PHY_PWD" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "ENAUTOCLR_CLKGATE,ENAUTOCLR_CLKGATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "AUTORESUME_EN,AUTORESUME_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "WAKEUP_IRQ,WAKEUP_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ENIRQWAKEUP,ENIRQWAKEUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENUTMILEVEL3,ENUTMILEVEL3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "ENUTMILEVEL2,ENUTMILEVEL2" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "DEVPLUGIN_IRQ,DEVPLUGIN_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ENIRQDEVPLUGIN,ENIRQDEVPLUGIN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "RESUME_IRQ,RESUME_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "ENIRQRESUMEDETECT,ENIRQRESUMEDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "RESUMEIRQSTICKY,RESUMEIRQSTICKY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "ENOTGIDDETECT,ENOTGIDDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "OTG_ID_CHG_IRQ,OTG_ID_CHG_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "DEVPLUGIN_POLARITY,DEVPLUGIN_POLARITY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "ENDEVPLUGINDETECT,Enables non-standard resistive plugged-in detection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "HOSTDISCONDETECT_IRQ,HOSTDISCONDETECT_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "ENIRQHOSTDISCON,ENIRQHOSTDISCON" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ENHOSTDISCONDETECT,ENHOSTDISCONDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENOTG_ID_CHG_IRQ,ENOTG_ID_CHG_IRQ" "0,1"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CTRL_CLR,USB PHY General Control Register"
|
|
eventfld.long 0x00 31. "SFTRST,SFTRST" "0,1"
|
|
newline
|
|
eventfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 29. "UTMI_SUSPENDM,UTMI_SUSPENDM" "0,1"
|
|
newline
|
|
eventfld.long 0x00 28. "HOST_FORCE_LS_SE0,HOST_FORCE_LS_SE0" "0,1"
|
|
newline
|
|
eventfld.long 0x00 27. "OTG_ID_VALUE,OTG_ID_VALUE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 24. "FSDLL_RST_EN,FSDLL_RST_EN" "0,1"
|
|
newline
|
|
eventfld.long 0x00 23. "ENVBUSCHG_WKUP,ENVBUSCHG_WKUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 22. "ENIDCHG_WKUP,ENIDCHG_WKUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 21. "ENDPDMCHG_WKUP,ENDPDMCHG_WKUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20. "ENAUTOCLR_PHY_PWD,ENAUTOCLR_PHY_PWD" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "ENAUTOCLR_CLKGATE,ENAUTOCLR_CLKGATE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 18. "AUTORESUME_EN,AUTORESUME_EN" "0,1"
|
|
newline
|
|
eventfld.long 0x00 17. "WAKEUP_IRQ,WAKEUP_IRQ" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "ENIRQWAKEUP,ENIRQWAKEUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "ENUTMILEVEL3,ENUTMILEVEL3" "0,1"
|
|
newline
|
|
eventfld.long 0x00 14. "ENUTMILEVEL2,ENUTMILEVEL2" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "DEVPLUGIN_IRQ,DEVPLUGIN_IRQ" "0,1"
|
|
newline
|
|
eventfld.long 0x00 11. "ENIRQDEVPLUGIN,ENIRQDEVPLUGIN" "0,1"
|
|
newline
|
|
eventfld.long 0x00 10. "RESUME_IRQ,RESUME_IRQ" "0,1"
|
|
newline
|
|
eventfld.long 0x00 9. "ENIRQRESUMEDETECT,ENIRQRESUMEDETECT" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8. "RESUMEIRQSTICKY,RESUMEIRQSTICKY" "0,1"
|
|
newline
|
|
eventfld.long 0x00 7. "ENOTGIDDETECT,ENOTGIDDETECT" "0,1"
|
|
newline
|
|
eventfld.long 0x00 6. "OTG_ID_CHG_IRQ,OTG_ID_CHG_IRQ" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "DEVPLUGIN_POLARITY,DEVPLUGIN_POLARITY" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4. "ENDEVPLUGINDETECT,Enables non-standard resistive plugged-in detection" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "HOSTDISCONDETECT_IRQ,HOSTDISCONDETECT_IRQ" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "ENIRQHOSTDISCON,ENIRQHOSTDISCON" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "ENHOSTDISCONDETECT,ENHOSTDISCONDETECT" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "ENOTG_ID_CHG_IRQ,ENOTG_ID_CHG_IRQ" "0,1"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "CTRL_TOG,USB PHY General Control Register"
|
|
bitfld.long 0x00 31. "SFTRST,SFTRST" "0,1"
|
|
newline
|
|
bitfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 29. "UTMI_SUSPENDM,UTMI_SUSPENDM" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "HOST_FORCE_LS_SE0,HOST_FORCE_LS_SE0" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 27. "OTG_ID_VALUE,OTG_ID_VALUE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "FSDLL_RST_EN,FSDLL_RST_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 23. "ENVBUSCHG_WKUP,ENVBUSCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "ENIDCHG_WKUP,ENIDCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "ENDPDMCHG_WKUP,ENDPDMCHG_WKUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "ENAUTOCLR_PHY_PWD,ENAUTOCLR_PHY_PWD" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "ENAUTOCLR_CLKGATE,ENAUTOCLR_CLKGATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "AUTORESUME_EN,AUTORESUME_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "WAKEUP_IRQ,WAKEUP_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "ENIRQWAKEUP,ENIRQWAKEUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENUTMILEVEL3,ENUTMILEVEL3" "0,1"
|
|
newline
|
|
bitfld.long 0x00 14. "ENUTMILEVEL2,ENUTMILEVEL2" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "DEVPLUGIN_IRQ,DEVPLUGIN_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ENIRQDEVPLUGIN,ENIRQDEVPLUGIN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "RESUME_IRQ,RESUME_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9. "ENIRQRESUMEDETECT,ENIRQRESUMEDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "RESUMEIRQSTICKY,RESUMEIRQSTICKY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "ENOTGIDDETECT,ENOTGIDDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "OTG_ID_CHG_IRQ,OTG_ID_CHG_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "DEVPLUGIN_POLARITY,DEVPLUGIN_POLARITY" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "ENDEVPLUGINDETECT,Enables non-standard resistive plugged-in detection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "HOSTDISCONDETECT_IRQ,HOSTDISCONDETECT_IRQ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "ENIRQHOSTDISCON,ENIRQHOSTDISCON" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "ENHOSTDISCONDETECT,ENHOSTDISCONDETECT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENOTG_ID_CHG_IRQ,ENOTG_ID_CHG_IRQ" "0,1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "STATUS,USB PHY Status Register"
|
|
rbitfld.long 0x00 10. "RESUME_STATUS,RESUME_STATUS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8. "OTGID_STATUS,OTGID_STATUS" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 6. "DEVPLUGIN_STATUS,Status indicator for non-standard resistive plugged-in detection" "0: No attachment to a USB host is detected,1: Cable attachment to a USB host is detected"
|
|
newline
|
|
rbitfld.long 0x00 3. "HOSTDISCONDETECT_STATUS,HOSTDISCONDETECT_STATUS" "0: USB cable disconnect has not been detected at..,1: USB cable disconnect has been detected at the.."
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DEBUG,USB PHY Debug Register"
|
|
bitfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "HOST_RESUME_DEBUG,HOST_RESUME_DEBUG" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25.--28. "SQUELCHRESETLENGTH,SQUELCHRESETLENGTH" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "ENSQUELCHRESET,ENSQUELCHRESET" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "SQUELCHRESETCOUNT,SQUELCHRESETCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 12. "ENTX2RXCOUNT,ENTX2RXCOUNT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "TX2RXCOUNT,TX2RXCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "ENHSTPULLDOWN,ENHSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "HSTPULLDOWN,HSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "DEBUG_INTERFACE_HOLD,DEBUG_INTERFACE_HOLD" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "OTGIDPIOLOCK,OTGIDPIOLOCK" "0,1"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "DEBUG_SET,USB PHY Debug Register"
|
|
bitfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "HOST_RESUME_DEBUG,HOST_RESUME_DEBUG" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25.--28. "SQUELCHRESETLENGTH,SQUELCHRESETLENGTH" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "ENSQUELCHRESET,ENSQUELCHRESET" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "SQUELCHRESETCOUNT,SQUELCHRESETCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 12. "ENTX2RXCOUNT,ENTX2RXCOUNT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "TX2RXCOUNT,TX2RXCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "ENHSTPULLDOWN,ENHSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "HSTPULLDOWN,HSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "DEBUG_INTERFACE_HOLD,DEBUG_INTERFACE_HOLD" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "OTGIDPIOLOCK,OTGIDPIOLOCK" "0,1"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "DEBUG_CLR,USB PHY Debug Register"
|
|
eventfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 29. "HOST_RESUME_DEBUG,HOST_RESUME_DEBUG" "0,1"
|
|
newline
|
|
eventfld.long 0x00 25.--28. "SQUELCHRESETLENGTH,SQUELCHRESETLENGTH" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 24. "ENSQUELCHRESET,ENSQUELCHRESET" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16.--20. "SQUELCHRESETCOUNT,SQUELCHRESETCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
eventfld.long 0x00 12. "ENTX2RXCOUNT,ENTX2RXCOUNT" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8.--11. "TX2RXCOUNT,TX2RXCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 4.--5. "ENHSTPULLDOWN,ENHSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 2.--3. "HSTPULLDOWN,HSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 1. "DEBUG_INTERFACE_HOLD,DEBUG_INTERFACE_HOLD" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "OTGIDPIOLOCK,OTGIDPIOLOCK" "0,1"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "DEBUG_TOG,USB PHY Debug Register"
|
|
bitfld.long 0x00 30. "CLKGATE,CLKGATE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 29. "HOST_RESUME_DEBUG,HOST_RESUME_DEBUG" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25.--28. "SQUELCHRESETLENGTH,SQUELCHRESETLENGTH" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 24. "ENSQUELCHRESET,ENSQUELCHRESET" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--20. "SQUELCHRESETCOUNT,SQUELCHRESETCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.long 0x00 12. "ENTX2RXCOUNT,ENTX2RXCOUNT" "0,1"
|
|
newline
|
|
bitfld.long 0x00 8.--11. "TX2RXCOUNT,TX2RXCOUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "ENHSTPULLDOWN,ENHSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 2.--3. "HSTPULLDOWN,HSTPULLDOWN" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 1. "DEBUG_INTERFACE_HOLD,DEBUG_INTERFACE_HOLD" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "OTGIDPIOLOCK,OTGIDPIOLOCK" "0,1"
|
|
rgroup.long 0x60++0x03
|
|
line.long 0x00 "DEBUG0_STATUS,UTMI Debug Status Register 0"
|
|
bitfld.long 0x00 26.--31. "SQUELCH_COUNT,SQUELCH_COUNT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
hexmask.long.word 0x00 16.--25. 1. "UTMI_RXERROR_FAIL_COUNT,UTMI_RXERROR_FAIL_COUNT"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "LOOP_BACK_FAIL_COUNT,LOOP_BACK_FAIL_COUNT"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "DEBUG1,UTMI Debug Status Register 1"
|
|
bitfld.long 0x00 21.--22. "USB2_REFBIAS_TST,Bias current control for usb2_phy" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "USB2_REFBIAS_VBGADJ,Adjustment bits on bandgap" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "USB2_REFBIAS_LOWPWR,to be added" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "USB2_REFBIAS_PWDVBGUP,Powers down the bandgap detect logic will affect vbgup on misc1 register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "USB2_REFBIAS_SELFBIASOFF,Set to 1 to disable self bias 100 us after power up refbias(usb2_refbias_pwd).This can reduce noise on power" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "ENTAILADJVD,ENTAILADJVD" "0: Delay is nominal,1: Delay is +20%,2: Delay is -20%,3: Delay is -40%"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "DEBUG1_SET,UTMI Debug Status Register 1"
|
|
bitfld.long 0x00 21.--22. "USB2_REFBIAS_TST,Bias current control for usb2_phy" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "USB2_REFBIAS_VBGADJ,Adjustment bits on bandgap" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "USB2_REFBIAS_LOWPWR,to be added" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "USB2_REFBIAS_PWDVBGUP,Powers down the bandgap detect logic will affect vbgup on misc1 register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "USB2_REFBIAS_SELFBIASOFF,Set to 1 to disable self bias 100 us after power up refbias(usb2_refbias_pwd).This can reduce noise on power" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "ENTAILADJVD,ENTAILADJVD" "0,1,2,3"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "DEBUG1_CLR,UTMI Debug Status Register 1"
|
|
eventfld.long 0x00 21.--22. "USB2_REFBIAS_TST,Bias current control for usb2_phy" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 18.--20. "USB2_REFBIAS_VBGADJ,Adjustment bits on bandgap" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 17. "USB2_REFBIAS_LOWPWR,to be added" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "USB2_REFBIAS_PWDVBGUP,Powers down the bandgap detect logic will affect vbgup on misc1 register" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "USB2_REFBIAS_SELFBIASOFF,Set to 1 to disable self bias 100 us after power up refbias(usb2_refbias_pwd).This can reduce noise on power" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13.--14. "ENTAILADJVD,ENTAILADJVD" "0,1,2,3"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "DEBUG1_TOG,UTMI Debug Status Register 1"
|
|
bitfld.long 0x00 21.--22. "USB2_REFBIAS_TST,Bias current control for usb2_phy" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "USB2_REFBIAS_VBGADJ,Adjustment bits on bandgap" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "USB2_REFBIAS_LOWPWR,to be added" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "USB2_REFBIAS_PWDVBGUP,Powers down the bandgap detect logic will affect vbgup on misc1 register" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "USB2_REFBIAS_SELFBIASOFF,Set to 1 to disable self bias 100 us after power up refbias(usb2_refbias_pwd).This can reduce noise on power" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13.--14. "ENTAILADJVD,ENTAILADJVD" "0,1,2,3"
|
|
rgroup.long 0x80++0x03
|
|
line.long 0x00 "VERSION,UTMI RTL Version"
|
|
hexmask.long.byte 0x00 24.--31. 1. "MAJOR,MAJOR"
|
|
newline
|
|
hexmask.long.byte 0x00 16.--23. 1. "MINOR,MINOR"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "STEP,STEP"
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "PLL_SIC,USB PHY PLL Control/Status Register"
|
|
rbitfld.long 0x00 31. "PLL_LOCK,PLL_LOCK" "0: PLL is not currently locked,1: PLL is currently locked"
|
|
newline
|
|
bitfld.long 0x00 22.--24. "PLL_DIV_SEL,PLL_DIV_SEL" "0: Divide by 13,1: Divide by 15,2: Divide by 16,3: Divide by 20,4: Divide by 22,5: Divide by 25,6: Divide by 30,7: Divide by 240"
|
|
newline
|
|
bitfld.long 0x00 21. "PLL_REG_ENABLE,PLL_REG_ENABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "REFBIAS_PWD,Power down the reference bias" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "REFBIAS_PWD_SEL,REFBIAS_PWD_SEL" "0: Selects PLL_POWER to control the reference bias,1: Selects REFBIAS_PWD to control the reference.."
|
|
newline
|
|
bitfld.long 0x00 16. "PLL_BYPASS,PLL_BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "PLL_ENABLE,PLL_ENABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "PLL_POWER,PLL_POWER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "PLL_EN_USB_CLKS,PLL_EN_USB_CLKS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2.--4. "PLL_POSTDIV,PLL_POSTDIV" "0,1,2,3,4,5,6,7"
|
|
group.long 0xA4++0x03
|
|
line.long 0x00 "PLL_SIC_SET,USB PHY PLL Control/Status Register"
|
|
rbitfld.long 0x00 31. "PLL_LOCK,PLL_LOCK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22.--24. "PLL_DIV_SEL,PLL_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "PLL_REG_ENABLE,PLL_REG_ENABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "REFBIAS_PWD,Power down the reference bias" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "REFBIAS_PWD_SEL,REFBIAS_PWD_SEL" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "PLL_BYPASS,PLL_BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "PLL_ENABLE,PLL_ENABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "PLL_POWER,PLL_POWER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "PLL_EN_USB_CLKS,PLL_EN_USB_CLKS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2.--4. "PLL_POSTDIV,PLL_POSTDIV" "0,1,2,3,4,5,6,7"
|
|
group.long 0xA8++0x03
|
|
line.long 0x00 "PLL_SIC_CLR,USB PHY PLL Control/Status Register"
|
|
eventfld.long 0x00 31. "PLL_LOCK,PLL_LOCK" "0,1"
|
|
newline
|
|
eventfld.long 0x00 22.--24. "PLL_DIV_SEL,PLL_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 21. "PLL_REG_ENABLE,PLL_REG_ENABLE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20. "REFBIAS_PWD,Power down the reference bias" "0,1"
|
|
newline
|
|
eventfld.long 0x00 19. "REFBIAS_PWD_SEL,REFBIAS_PWD_SEL" "0,1"
|
|
newline
|
|
eventfld.long 0x00 16. "PLL_BYPASS,PLL_BYPASS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13. "PLL_ENABLE,PLL_ENABLE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "PLL_POWER,PLL_POWER" "0,1"
|
|
newline
|
|
eventfld.long 0x00 6. "PLL_EN_USB_CLKS,PLL_EN_USB_CLKS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2.--4. "PLL_POSTDIV,PLL_POSTDIV" "0,1,2,3,4,5,6,7"
|
|
group.long 0xAC++0x03
|
|
line.long 0x00 "PLL_SIC_TOG,USB PHY PLL Control/Status Register"
|
|
rbitfld.long 0x00 31. "PLL_LOCK,PLL_LOCK" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22.--24. "PLL_DIV_SEL,PLL_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 21. "PLL_REG_ENABLE,PLL_REG_ENABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "REFBIAS_PWD,Power down the reference bias" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "REFBIAS_PWD_SEL,REFBIAS_PWD_SEL" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "PLL_BYPASS,PLL_BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "PLL_ENABLE,PLL_ENABLE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "PLL_POWER,PLL_POWER" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "PLL_EN_USB_CLKS,PLL_EN_USB_CLKS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2.--4. "PLL_POSTDIV,PLL_POSTDIV" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "USB1_VBUS_DETECT,USB PHY VBUS Detect Control Register"
|
|
bitfld.long 0x00 31. "EN_CHARGER_RESISTOR,Enables resistors used for an older method of resistive battery charger detection" "0: Disable resistive charger detection resistors..,1: Enable resistive charger detection resistors.."
|
|
newline
|
|
bitfld.long 0x00 26. "DISCHARGE_VBUS,Controls VBUS discharge resistor" "0: VBUS discharge resistor is disabled (Default),1: VBUS discharge resistor is enabled"
|
|
newline
|
|
bitfld.long 0x00 20.--22. "PWRUP_CMPS,Enables the VBUS_VALID comparator" "0: Powers down the VBUS_VALID comparator,1: Enables the SESS_VALID comparator (default),2: Enables the 3Vdetect (default),?..."
|
|
newline
|
|
bitfld.long 0x00 18. "VBUSVALID_TO_SESSVALID,Selects the comparator used for VBUS_VALID" "0: Use the VBUS_VALID comparator for VBUS_VALID..,1: Use the Session End comparator for VBUS_VALID.."
|
|
newline
|
|
bitfld.long 0x00 12. "ID_OVERRIDE,TBA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ID_OVERRIDE_EN,TBA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9.--10. "VBUS_SOURCE_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0: Use the VBUS_VALID comparator results for..,1: Use the Session Valid comparator results for..,2: Use the Session Valid comparator results for..,?..."
|
|
newline
|
|
bitfld.long 0x00 8. "VBUSVALID_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0: Use the VBUS_VALID comparator results for..,1: Use the VBUS_VALID_3V detector results for.."
|
|
newline
|
|
bitfld.long 0x00 7. "VBUSVALID_OVERRIDE,Override value for VBUS_VALID signal sent to USB controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "AVALID_OVERRIDE,Override value for A-Device Session Valid" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "BVALID_OVERRIDE,Override value for B-Device Session Valid" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "SESSEND_OVERRIDE,Override value for SESSEND" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "VBUS_OVERRIDE_EN,VBUS detect signal override enable" "0: Use the results of the internal VBUS_VALID..,1: Use the override values for VBUS_VALID AVALID.."
|
|
newline
|
|
bitfld.long 0x00 0.--2. "VBUSVALID_THRESH,VBUSVALID_THRESH" "0: VOLT_4,1: VOLT_4P1,2: VOLT_4P2,3: VOLT_4P3,4: 4.4 V (Default),5: VOLT_4P5,6: VOLT_4P6,7: VOLT_4P7"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "USB1_VBUS_DETECT_SET,USB PHY VBUS Detect Control Register"
|
|
bitfld.long 0x00 31. "EN_CHARGER_RESISTOR,Enables resistors used for an older method of resistive battery charger detection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DISCHARGE_VBUS,Controls VBUS discharge resistor" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20.--22. "PWRUP_CMPS,Enables the VBUS_VALID comparator" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18. "VBUSVALID_TO_SESSVALID,Selects the comparator used for VBUS_VALID" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "ID_OVERRIDE,TBA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ID_OVERRIDE_EN,TBA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9.--10. "VBUS_SOURCE_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 8. "VBUSVALID_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "VBUSVALID_OVERRIDE,Override value for VBUS_VALID signal sent to USB controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "AVALID_OVERRIDE,Override value for A-Device Session Valid" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "BVALID_OVERRIDE,Override value for B-Device Session Valid" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "SESSEND_OVERRIDE,Override value for SESSEND" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "VBUS_OVERRIDE_EN,VBUS detect signal override enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "VBUSVALID_THRESH,VBUSVALID_THRESH" "0,1,2,3,4,5,6,7"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "USB1_VBUS_DETECT_CLR,USB PHY VBUS Detect Control Register"
|
|
eventfld.long 0x00 31. "EN_CHARGER_RESISTOR,Enables resistors used for an older method of resistive battery charger detection" "0,1"
|
|
newline
|
|
eventfld.long 0x00 26. "DISCHARGE_VBUS,Controls VBUS discharge resistor" "0,1"
|
|
newline
|
|
eventfld.long 0x00 20.--22. "PWRUP_CMPS,Enables the VBUS_VALID comparator" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 18. "VBUSVALID_TO_SESSVALID,Selects the comparator used for VBUS_VALID" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "ID_OVERRIDE,TBA" "0,1"
|
|
newline
|
|
eventfld.long 0x00 11. "ID_OVERRIDE_EN,TBA" "0,1"
|
|
newline
|
|
eventfld.long 0x00 9.--10. "VBUS_SOURCE_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 8. "VBUSVALID_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0,1"
|
|
newline
|
|
eventfld.long 0x00 7. "VBUSVALID_OVERRIDE,Override value for VBUS_VALID signal sent to USB controller" "0,1"
|
|
newline
|
|
eventfld.long 0x00 6. "AVALID_OVERRIDE,Override value for A-Device Session Valid" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "BVALID_OVERRIDE,Override value for B-Device Session Valid" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4. "SESSEND_OVERRIDE,Override value for SESSEND" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "VBUS_OVERRIDE_EN,VBUS detect signal override enable" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0.--2. "VBUSVALID_THRESH,VBUSVALID_THRESH" "0,1,2,3,4,5,6,7"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "USB1_VBUS_DETECT_TOG,USB PHY VBUS Detect Control Register"
|
|
bitfld.long 0x00 31. "EN_CHARGER_RESISTOR,Enables resistors used for an older method of resistive battery charger detection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "DISCHARGE_VBUS,Controls VBUS discharge resistor" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20.--22. "PWRUP_CMPS,Enables the VBUS_VALID comparator" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18. "VBUSVALID_TO_SESSVALID,Selects the comparator used for VBUS_VALID" "0,1"
|
|
newline
|
|
bitfld.long 0x00 12. "ID_OVERRIDE,TBA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 11. "ID_OVERRIDE_EN,TBA" "0,1"
|
|
newline
|
|
bitfld.long 0x00 9.--10. "VBUS_SOURCE_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x00 8. "VBUSVALID_SEL,Selects the source of the VBUS_VALID signal reported to the USB controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "VBUSVALID_OVERRIDE,Override value for VBUS_VALID signal sent to USB controller" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "AVALID_OVERRIDE,Override value for A-Device Session Valid" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "BVALID_OVERRIDE,Override value for B-Device Session Valid" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "SESSEND_OVERRIDE,Override value for SESSEND" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "VBUS_OVERRIDE_EN,VBUS detect signal override enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "VBUSVALID_THRESH,VBUSVALID_THRESH" "0,1,2,3,4,5,6,7"
|
|
rgroup.long 0xD0++0x03
|
|
line.long 0x00 "USB1_VBUS_DET_STAT,USB PHY VBUS Detector Status Register"
|
|
bitfld.long 0x00 4. "VBUS_VALID_3V,VBUS_VALID_3V detector status" "0: VBUS voltage is below VBUS_VALID_3V threshold,1: VBUS voltage is above VBUS_VALID_3V threshold"
|
|
newline
|
|
bitfld.long 0x00 3. "VBUS_VALID,VBUS voltage status" "0: VBUS is below the comparator threshold,1: VBUS is above the comparator threshold"
|
|
newline
|
|
bitfld.long 0x00 2. "AVALID,A-Device Session Valid status" "0: The VBUS voltage is below the Session Valid..,1: The VBUS voltage is above the Session Valid.."
|
|
newline
|
|
bitfld.long 0x00 1. "BVALID,B-Device Session Valid status" "0: The VBUS voltage is below the Session Valid..,1: The VBUS voltage is above the Session Valid.."
|
|
newline
|
|
bitfld.long 0x00 0. "SESSEND,Session End indicator" "0: The VBUS voltage is above the Session Valid..,1: The VBUS voltage is below the Session Valid.."
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "USB1_CHRG_DETECT,USB PHY Charger Detect Control Register"
|
|
bitfld.long 0x00 23. "BGR_BIAS,BGR_BIAS" "0: Use local bias powered from USB1_VBUS for..,1: Use bandgap bias powered from VREGIN0/VREGIN1.."
|
|
newline
|
|
bitfld.long 0x00 2. "PULLUP_DP,PULLUP_DP" "0,1"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "USB1_CHRG_DETECT_SET,USB PHY Charger Detect Control Register"
|
|
bitfld.long 0x00 23. "BGR_BIAS,BGR_BIAS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PULLUP_DP,PULLUP_DP" "0,1"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "USB1_CHRG_DETECT_CLR,USB PHY Charger Detect Control Register"
|
|
eventfld.long 0x00 23. "BGR_BIAS,BGR_BIAS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "PULLUP_DP,PULLUP_DP" "0,1"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "USB1_CHRG_DETECT_TOG,USB PHY Charger Detect Control Register"
|
|
bitfld.long 0x00 23. "BGR_BIAS,BGR_BIAS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "PULLUP_DP,PULLUP_DP" "0,1"
|
|
rgroup.long 0xF0++0x03
|
|
line.long 0x00 "USB1_CHRG_DET_STAT,USB PHY Charger Detect Status Register"
|
|
bitfld.long 0x00 4. "SECDET_DCP,Battery Charging Secondary Detection phase output" "0: Charging Downstream Port (CDP) has been..,1: Downstream Charging Port (DCP) has been.."
|
|
newline
|
|
bitfld.long 0x00 3. "DP_STATE,DP_STATE" "0: DP pin voltage is < 0.8V,1: DP pin voltage is > 2.0V"
|
|
newline
|
|
bitfld.long 0x00 2. "DN_STATE,DN_STATE" "0: DN pin voltage is < 0.8V,1: DN pin voltage is > 2.0V"
|
|
newline
|
|
bitfld.long 0x00 1. "CHRG_DETECTED,Battery Charging Primary Detection phase output" "0: Standard Downstream Port (SDP) has been..,1: Charging Port has been detected"
|
|
newline
|
|
bitfld.long 0x00 0. "PLUG_CONTACT,Battery Charging Data Contact Detection phase output" "0: No USB cable attachment has been detected,1: A USB cable attachment between the device and.."
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "ANACTRL,USB PHY Analog Control Register"
|
|
bitfld.long 0x00 10. "DEV_PULLDOWN,DEV_PULLDOWN" "0: The 15kohm nominal pulldowns on the DP and DN..,1: The 15kohm nominal pulldowns on the DP and DN.."
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "ANACTRL_SET,USB PHY Analog Control Register"
|
|
bitfld.long 0x00 10. "DEV_PULLDOWN,DEV_PULLDOWN" "0,1"
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "ANACTRL_CLR,USB PHY Analog Control Register"
|
|
eventfld.long 0x00 10. "DEV_PULLDOWN,DEV_PULLDOWN" "0,1"
|
|
group.long 0x10C++0x03
|
|
line.long 0x00 "ANACTRL_TOG,USB PHY Analog Control Register"
|
|
bitfld.long 0x00 10. "DEV_PULLDOWN,DEV_PULLDOWN" "0,1"
|
|
group.long 0x110++0x03
|
|
line.long 0x00 "USB1_LOOPBACK,USB PHY Loopback Control/Status Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "TSTPKT,TSTPKT"
|
|
newline
|
|
bitfld.long 0x00 15. "TSTI_HSFS_MODE_EN,TSTI_HSFS_MODE_EN" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 8. "UTMO_DIG_TST1,UTMO_DIG_TST1" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 7. "UTMO_DIG_TST0,UTMO_DIG_TST0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "TSTI_TX_HIZ,TSTI_TX_HIZ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "TSTI_TX_EN,TSTI_TX_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TSTI_TX_LS_MODE,TSTI_TX_LS_MODE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TSTI_TX_HS_MODE,TSTI_TX_HS_MODE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "UTMI_DIG_TST1,UTMI_DIG_TST1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "UTMI_DIG_TST0,UTMI_DIG_TST0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "UTMI_TESTSTART,UTMI_TESTSTART" "0,1"
|
|
group.long 0x114++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_SET,USB PHY Loopback Control/Status Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "TSTPKT,TSTPKT"
|
|
newline
|
|
bitfld.long 0x00 15. "TSTI_HSFS_MODE_EN,TSTI_HSFS_MODE_EN" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 8. "UTMO_DIG_TST1,UTMO_DIG_TST1" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 7. "UTMO_DIG_TST0,UTMO_DIG_TST0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "TSTI_TX_HIZ,TSTI_TX_HIZ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "TSTI_TX_EN,TSTI_TX_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TSTI_TX_LS_MODE,TSTI_TX_LS_MODE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TSTI_TX_HS_MODE,TSTI_TX_HS_MODE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "UTMI_DIG_TST1,UTMI_DIG_TST1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "UTMI_DIG_TST0,UTMI_DIG_TST0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "UTMI_TESTSTART,UTMI_TESTSTART" "0,1"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_CLR,USB PHY Loopback Control/Status Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "TSTPKT,TSTPKT"
|
|
newline
|
|
eventfld.long 0x00 15. "TSTI_HSFS_MODE_EN,TSTI_HSFS_MODE_EN" "0,1"
|
|
newline
|
|
eventfld.long 0x00 8. "UTMO_DIG_TST1,UTMO_DIG_TST1" "0,1"
|
|
newline
|
|
eventfld.long 0x00 7. "UTMO_DIG_TST0,UTMO_DIG_TST0" "0,1"
|
|
newline
|
|
eventfld.long 0x00 6. "TSTI_TX_HIZ,TSTI_TX_HIZ" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "TSTI_TX_EN,TSTI_TX_EN" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4. "TSTI_TX_LS_MODE,TSTI_TX_LS_MODE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "TSTI_TX_HS_MODE,TSTI_TX_HS_MODE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "UTMI_DIG_TST1,UTMI_DIG_TST1" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "UTMI_DIG_TST0,UTMI_DIG_TST0" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "UTMI_TESTSTART,UTMI_TESTSTART" "0,1"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_TOG,USB PHY Loopback Control/Status Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. "TSTPKT,TSTPKT"
|
|
newline
|
|
bitfld.long 0x00 15. "TSTI_HSFS_MODE_EN,TSTI_HSFS_MODE_EN" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 8. "UTMO_DIG_TST1,UTMO_DIG_TST1" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 7. "UTMO_DIG_TST0,UTMO_DIG_TST0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "TSTI_TX_HIZ,TSTI_TX_HIZ" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "TSTI_TX_EN,TSTI_TX_EN" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TSTI_TX_LS_MODE,TSTI_TX_LS_MODE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TSTI_TX_HS_MODE,TSTI_TX_HS_MODE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "UTMI_DIG_TST1,UTMI_DIG_TST1" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "UTMI_DIG_TST0,UTMI_DIG_TST0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "UTMI_TESTSTART,UTMI_TESTSTART" "0,1"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_HSFSCNT,USB PHY Loopback Packet Number Select Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "TSTI_FS_NUMBER,TSTI_FS_NUMBER"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TSTI_HS_NUMBER,TSTI_HS_NUMBER"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_HSFSCNT_SET,USB PHY Loopback Packet Number Select Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "TSTI_FS_NUMBER,TSTI_FS_NUMBER"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TSTI_HS_NUMBER,TSTI_HS_NUMBER"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_HSFSCNT_CLR,USB PHY Loopback Packet Number Select Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "TSTI_FS_NUMBER,TSTI_FS_NUMBER"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TSTI_HS_NUMBER,TSTI_HS_NUMBER"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "USB1_LOOPBACK_HSFSCNT_TOG,USB PHY Loopback Packet Number Select Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "TSTI_FS_NUMBER,TSTI_FS_NUMBER"
|
|
newline
|
|
hexmask.long.word 0x00 0.--15. 1. "TSTI_HS_NUMBER,TSTI_HS_NUMBER"
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "TRIM_OVERRIDE_EN,USB PHY Trim Override Enable Register"
|
|
rbitfld.long 0x00 28.--31. "TRIM_USBPHY_TX_CAL45DN,TRIM_USBPHY_TX_CAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 24.--27. "TRIM_USBPHY_TX_CAL45DP,TRIM_USBPHY_TX_CAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20.--23. "TRIM_USBPHY_TX_D_CAL,TRIM_USBPHY_TX_D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 18.--19. "TRIM_USB_REG_ENV_TAIL_ADJ_VD,TRIM_USB_REG_ENV_TAIL_ADJ_VD" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 15.--17. "TRIM_PLL_CTRL0_DIV_SEL,TRIM_PLL_CTRL0_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 13.--14. "TRIM_USB2_REFBIAS_TST,TRIM_USB2_REFBIAS_TST" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 10.--12. "TRIM_USB2_REFBIAS_VBGADJ,TRIM_USB2_REFBIAS_VBGADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6. "TRIM_REFBIAS_TST_OVERRIDE,Override enable for bias current control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "TRIM_REFBIAS_VBGADJ_OVERRIDE,Override enable for bandgap adjustment" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIM_TX_CAL45DN_OVERRIDE,TRIM_TX_CAL45DN_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TRIM_TX_CAL45DP_OVERRIDE,TRIM_TX_CAL45DP_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "TRIM_TX_D_CAL_OVERRIDE,TRIM_TX_D_CAL_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TRIM_ENV_TAIL_ADJ_VD_OVERRIDE,TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TRIM_DIV_SEL_OVERRIDE,TRIM_DIV_SEL_OVERRIDE" "0,1"
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "TRIM_OVERRIDE_EN_SET,USB PHY Trim Override Enable Register"
|
|
rbitfld.long 0x00 28.--31. "TRIM_USBPHY_TX_CAL45DN,TRIM_USBPHY_TX_CAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 24.--27. "TRIM_USBPHY_TX_CAL45DP,TRIM_USBPHY_TX_CAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20.--23. "TRIM_USBPHY_TX_D_CAL,TRIM_USBPHY_TX_D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 18.--19. "TRIM_USB_REG_ENV_TAIL_ADJ_VD,TRIM_USB_REG_ENV_TAIL_ADJ_VD" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 15.--17. "TRIM_PLL_CTRL0_DIV_SEL,TRIM_PLL_CTRL0_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 13.--14. "TRIM_USB2_REFBIAS_TST,TRIM_USB2_REFBIAS_TST" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 10.--12. "TRIM_USB2_REFBIAS_VBGADJ,TRIM_USB2_REFBIAS_VBGADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6. "TRIM_REFBIAS_TST_OVERRIDE,Override enable for bias current control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "TRIM_REFBIAS_VBGADJ_OVERRIDE,Override enable for bandgap adjustment" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIM_TX_CAL45DN_OVERRIDE,TRIM_TX_CAL45DN_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TRIM_TX_CAL45DP_OVERRIDE,TRIM_TX_CAL45DP_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "TRIM_TX_D_CAL_OVERRIDE,TRIM_TX_D_CAL_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TRIM_ENV_TAIL_ADJ_VD_OVERRIDE,TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TRIM_DIV_SEL_OVERRIDE,TRIM_DIV_SEL_OVERRIDE" "0,1"
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "TRIM_OVERRIDE_EN_CLR,USB PHY Trim Override Enable Register"
|
|
eventfld.long 0x00 28.--31. "TRIM_USBPHY_TX_CAL45DN,TRIM_USBPHY_TX_CAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 24.--27. "TRIM_USBPHY_TX_CAL45DP,TRIM_USBPHY_TX_CAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 20.--23. "TRIM_USBPHY_TX_D_CAL,TRIM_USBPHY_TX_D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
eventfld.long 0x00 18.--19. "TRIM_USB_REG_ENV_TAIL_ADJ_VD,TRIM_USB_REG_ENV_TAIL_ADJ_VD" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 15.--17. "TRIM_PLL_CTRL0_DIV_SEL,TRIM_PLL_CTRL0_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 13.--14. "TRIM_USB2_REFBIAS_TST,TRIM_USB2_REFBIAS_TST" "0,1,2,3"
|
|
newline
|
|
eventfld.long 0x00 10.--12. "TRIM_USB2_REFBIAS_VBGADJ,TRIM_USB2_REFBIAS_VBGADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 6. "TRIM_REFBIAS_TST_OVERRIDE,Override enable for bias current control" "0,1"
|
|
newline
|
|
eventfld.long 0x00 5. "TRIM_REFBIAS_VBGADJ_OVERRIDE,Override enable for bandgap adjustment" "0,1"
|
|
newline
|
|
eventfld.long 0x00 4. "TRIM_TX_CAL45DN_OVERRIDE,TRIM_TX_CAL45DN_OVERRIDE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 3. "TRIM_TX_CAL45DP_OVERRIDE,TRIM_TX_CAL45DP_OVERRIDE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "TRIM_TX_D_CAL_OVERRIDE,TRIM_TX_D_CAL_OVERRIDE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "TRIM_ENV_TAIL_ADJ_VD_OVERRIDE,TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "TRIM_DIV_SEL_OVERRIDE,TRIM_DIV_SEL_OVERRIDE" "0,1"
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "TRIM_OVERRIDE_EN_TOG,USB PHY Trim Override Enable Register"
|
|
rbitfld.long 0x00 28.--31. "TRIM_USBPHY_TX_CAL45DN,TRIM_USBPHY_TX_CAL45DN" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 24.--27. "TRIM_USBPHY_TX_CAL45DP,TRIM_USBPHY_TX_CAL45DP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 20.--23. "TRIM_USBPHY_TX_D_CAL,TRIM_USBPHY_TX_D_CAL" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 18.--19. "TRIM_USB_REG_ENV_TAIL_ADJ_VD,TRIM_USB_REG_ENV_TAIL_ADJ_VD" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 15.--17. "TRIM_PLL_CTRL0_DIV_SEL,TRIM_PLL_CTRL0_DIV_SEL" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
rbitfld.long 0x00 13.--14. "TRIM_USB2_REFBIAS_TST,TRIM_USB2_REFBIAS_TST" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 10.--12. "TRIM_USB2_REFBIAS_VBGADJ,TRIM_USB2_REFBIAS_VBGADJ" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6. "TRIM_REFBIAS_TST_OVERRIDE,Override enable for bias current control" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "TRIM_REFBIAS_VBGADJ_OVERRIDE,Override enable for bandgap adjustment" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TRIM_TX_CAL45DN_OVERRIDE,TRIM_TX_CAL45DN_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "TRIM_TX_CAL45DP_OVERRIDE,TRIM_TX_CAL45DP_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "TRIM_TX_D_CAL_OVERRIDE,TRIM_TX_D_CAL_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "TRIM_ENV_TAIL_ADJ_VD_OVERRIDE,TRIM_ENV_TAIL_ADJ_VD_OVERRIDE" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "TRIM_DIV_SEL_OVERRIDE,TRIM_DIV_SEL_OVERRIDE" "0,1"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "USDHC (Ultra Secured Digital Host Controller)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40418000 ad:0x4041C000)
|
|
tree "USDHC$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DS_ADDR,DMA System Address"
|
|
hexmask.long 0x00 0.--31. 1. "DS_ADDR,System address"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "BLK_ATT,Block Attributes"
|
|
hexmask.long.word 0x00 16.--31. 1. "BLKCNT,Blocks count for current transfer"
|
|
newline
|
|
hexmask.long.word 0x00 0.--12. 1. "BLKSIZE,Transfer block size"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CMD_ARG,Command Argument"
|
|
hexmask.long 0x00 0.--31. 1. "CMDARG,Command argument"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CMD_XFR_TYP,Command Transfer Type"
|
|
bitfld.long 0x00 24.--29. "CMDINX,Command index" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
newline
|
|
bitfld.long 0x00 22.--23. "CMDTYP,Command type" "0: Normal other commands,1: Suspend CMD52 for writing bus suspend in CCCR,2: Resume CMD52 for writing function select in..,3: Abort CMD12 CMD52 for writing I/O Abort in CCCR"
|
|
newline
|
|
bitfld.long 0x00 21. "DPSEL,Data present select" "0: No data present,1: Data present"
|
|
newline
|
|
bitfld.long 0x00 20. "CICEN,Command index check enable" "0: Disable command index check,1: Enables command index check"
|
|
newline
|
|
bitfld.long 0x00 19. "CCCEN,Command CRC check enable" "0: Disables command CRC check,1: Enables command CRC check"
|
|
newline
|
|
bitfld.long 0x00 16.--17. "RSPTYP,Response type select" "0: No response,1: Response length 136,2: Response length 48,3: Response length 48 check busy after response"
|
|
rgroup.long 0x10++0x03
|
|
line.long 0x00 "CMD_RSP0,Command Response0"
|
|
hexmask.long 0x00 0.--31. 1. "CMDRSP0,Command response 0"
|
|
rgroup.long 0x14++0x03
|
|
line.long 0x00 "CMD_RSP1,Command Response1"
|
|
hexmask.long 0x00 0.--31. 1. "CMDRSP1,Command response 1"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "CMD_RSP2,Command Response2"
|
|
hexmask.long 0x00 0.--31. 1. "CMDRSP2,Command response 2"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "CMD_RSP3,Command Response3"
|
|
hexmask.long 0x00 0.--31. 1. "CMDRSP3,Command response 3"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DATA_BUFF_ACC_PORT,Data Buffer Access Port"
|
|
hexmask.long 0x00 0.--31. 1. "DATCONT,Data content"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "PRES_STATE,Present State"
|
|
hexmask.long.byte 0x00 24.--31. 1. "DLSL,DATA[7:0] line signal level"
|
|
newline
|
|
bitfld.long 0x00 23. "CLSL,CMD line signal level" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "WPSPL,Write protect switch pin level" "0: Write protected (WP = 1),1: Write enabled (WP = 0)"
|
|
newline
|
|
bitfld.long 0x00 18. "CDPL,Card detect pin level" "0: No card present (CD_B = 1),1: Card present (CD_B = 0)"
|
|
newline
|
|
bitfld.long 0x00 16. "CINST,Card inserted" "0: Power on reset or no card,1: Card inserted"
|
|
newline
|
|
bitfld.long 0x00 15. "TSCD,Tap select change done" "0: Delay cell select change is not finished,1: Delay cell select change is finished"
|
|
newline
|
|
bitfld.long 0x00 12. "RTR,Re-Tuning Request (only for SD3.0 SDR104 mode and EMMC HS200 mode)" "0: Fixed or well tuned sampling clock,1: Sampling clock needs re-tuning"
|
|
newline
|
|
bitfld.long 0x00 11. "BREN,Buffer read enable" "0: Read disable,1: Read enable"
|
|
newline
|
|
bitfld.long 0x00 10. "BWEN,Buffer write enable" "0: Write disable,1: Write enable"
|
|
newline
|
|
bitfld.long 0x00 9. "RTA,Read transfer active" "0: No valid data,1: Transferring data"
|
|
newline
|
|
bitfld.long 0x00 8. "WTA,Write transfer active" "0: No valid data,1: Transferring data"
|
|
newline
|
|
bitfld.long 0x00 7. "SDOFF,SD clock gated off internally" "0: SD clock is active,1: SD clock is gated off"
|
|
newline
|
|
bitfld.long 0x00 6. "PEROFF,IPG_PERCLK gated off internally" "0: IPG_PERCLK is active,1: IPG_PERCLK is gated off"
|
|
newline
|
|
bitfld.long 0x00 5. "HCKOFF,HCLK gated off internally" "0: HCLK is active,1: HCLK is gated off"
|
|
newline
|
|
bitfld.long 0x00 4. "IPGOFF,Peripheral clock gated off internally" "0: Peripheral clock is active,1: Peripheral clock is gated off"
|
|
newline
|
|
bitfld.long 0x00 3. "SDSTB,SD clock stable" "0: Clock is changing frequency and not stable,1: Clock is stable"
|
|
newline
|
|
bitfld.long 0x00 2. "DLA,Data line active" "0: DATA line inactive,1: DATA line active"
|
|
newline
|
|
bitfld.long 0x00 1. "CDIHB,Command Inhibit Data (DATA)" "0: Can issue command that uses the DATA line,1: Cannot issue command that uses the DATA line"
|
|
newline
|
|
bitfld.long 0x00 0. "CIHB,Command inhibit (CMD)" "0: Can issue command using only CMD line,1: Cannot issue command"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "PROT_CTRL,Protocol Control"
|
|
bitfld.long 0x00 30. "NON_EXACT_BLK_RD,Non-exact block" "0: The block read is exact block,1: The block read is non-exact block"
|
|
newline
|
|
bitfld.long 0x00 26. "WECRM,Wakeup event enable on SD card removal" "0: Disables wakeup event enable on SD card removal,1: Enables wakeup event enable on SD card removal"
|
|
newline
|
|
bitfld.long 0x00 25. "WECINS,Wakeup event enable on SD card insertion" "0: Disable wakeup event enable on SD card..,1: Enable wakeup event enable on SD card insertion"
|
|
newline
|
|
bitfld.long 0x00 24. "WECINT,Wakeup event enable on card interrupt" "0: Disables wakeup event enable on card interrupt,1: Enables wakeup event enable on card interrupt"
|
|
newline
|
|
bitfld.long 0x00 20. "RD_DONE_NO_8CLK,Read performed number 8 clock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "IABG,Interrupt at block gap" "0: Disables interrupt at block gap,1: Enables interrupt at block gap"
|
|
newline
|
|
bitfld.long 0x00 18. "RWCTL,Read wait control" "0: Disables read wait control and stop SD clock..,1: Enables read wait control and assert read.."
|
|
newline
|
|
bitfld.long 0x00 17. "CREQ,Continue request" "0: No effect,1: Restart"
|
|
newline
|
|
bitfld.long 0x00 16. "SABGREQ,Stop at block gap request" "0: SABGREQ_0,1: SABGREQ_1"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "DMASEL,DMA select" "0: No DMA or simple DMA is selected,1: ADMA1 is selected,2: ADMA2 is selected,?..."
|
|
newline
|
|
bitfld.long 0x00 7. "CDSS,Card detect signal selection" "0: Card detection level is selected (for normal..,1: Card detection test level is selected (for.."
|
|
newline
|
|
bitfld.long 0x00 6. "CDTL,Card detect test level" "0: Card detect test level is 0 no card inserted,1: Card detect test level is 1 card inserted"
|
|
newline
|
|
bitfld.long 0x00 4.--5. "EMODE,Endian mode" "0: Big endian mode,1: Half word big endian mode,2: Little endian mode,?..."
|
|
newline
|
|
bitfld.long 0x00 3. "D3CD,DATA3 as card detection pin" "0: DATA3 does not monitor card insertion,1: DATA3 as card detection pin"
|
|
newline
|
|
bitfld.long 0x00 1.--2. "DTW,Data transfer width" "0: 1-bit mode,1: 4-bit mode,2: 8-bit mode,?..."
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "SYS_CTRL,System Control"
|
|
bitfld.long 0x00 28. "RSTT,Reset tuning" "0,1"
|
|
newline
|
|
bitfld.long 0x00 27. "INITA,Initialization active" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "RSTD,Software reset for data line" "0: No reset,1: RSTD_1"
|
|
newline
|
|
bitfld.long 0x00 25. "RSTC,Software reset for CMD line" "0: No reset,1: RSTC_1"
|
|
newline
|
|
bitfld.long 0x00 24. "RSTA,Software reset for all" "0: No reset,1: RSTA_1"
|
|
newline
|
|
bitfld.long 0x00 23. "IPP_RST_N,Hardware reset" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DTOCV,Data timeout counter value" "0: SDCLK x 2 14,1: SDCLK x 2 15,2: SDCLK x 2 16,3: SDCLK x 2 17,4: SDCLK x 2 18,5: SDCLK x 2 19,6: SDCLK x 2 20,7: SDCLK x 2 21,8: SDCLK x 2 22,9: SDCLK x 2 23,10: SDCLK x 2 24,11: SDCLK x 2 25,12: SDCLK x 2 26,13: SDCLK x 2 27,14: SDCLK x 2 28,15: SDCLK x 2 29"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "SDCLKFS,SDCLK frequency select"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "DVS,Divisor" "0: Divide-by-1,1: Divide-by-2,?,?,?,?,?,?,?,?,?,?,?,?,14: Divide-by-15,15: Divide-by-16"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "INT_STATUS,Interrupt Status"
|
|
eventfld.long 0x00 28. "DMAE,DMA error" "0: No error,1: DMAE_1"
|
|
newline
|
|
eventfld.long 0x00 26. "TNE,Tuning error: (only for SD3.0 SDR104 mode and EMMC HS200 mode)" "0,1"
|
|
newline
|
|
eventfld.long 0x00 24. "AC12E,Auto CMD12 error" "0: No error,1: AC12E_1"
|
|
newline
|
|
eventfld.long 0x00 22. "DEBE,Data end bit error" "0: No error,1: DEBE_1"
|
|
newline
|
|
eventfld.long 0x00 21. "DCE,Data CRC error" "0: No error,1: DCE_1"
|
|
newline
|
|
eventfld.long 0x00 20. "DTOE,Data timeout error" "0: No error,1: Time out"
|
|
newline
|
|
eventfld.long 0x00 19. "CIE,Command index error" "0: No error,1: CIE_1"
|
|
newline
|
|
eventfld.long 0x00 18. "CEBE,Command end bit error" "0: No error,1: End bit error generated"
|
|
newline
|
|
eventfld.long 0x00 17. "CCE,Command CRC error" "0: No error,1: CRC error generated"
|
|
newline
|
|
eventfld.long 0x00 16. "CTOE,Command timeout error" "0: No error,1: Time out"
|
|
newline
|
|
eventfld.long 0x00 14. "TP,Tuning pass:(only for SD3.0 SDR104 mode and EMMC HS200 mode)" "0,1"
|
|
newline
|
|
eventfld.long 0x00 12. "RTE,Re-tuning event: (only for SD3.0 SDR104 mode and EMMC HS200 mode)" "0: Re-tuning is not required,1: Re-tuning should be performed"
|
|
newline
|
|
eventfld.long 0x00 8. "CINT,Card interrupt" "0: No card interrupt,1: Generate card interrupt"
|
|
newline
|
|
eventfld.long 0x00 7. "CRM,Card removal" "0: Card state unstable or inserted,1: Card removed"
|
|
newline
|
|
eventfld.long 0x00 6. "CINS,Card insertion" "0: Card state unstable or removed,1: Card inserted"
|
|
newline
|
|
eventfld.long 0x00 5. "BRR,Buffer read ready" "0: Not ready to read buffer,1: Ready to read buffer"
|
|
newline
|
|
eventfld.long 0x00 4. "BWR,Buffer write ready" "0: Not ready to write buffer,1: Ready to write buffer"
|
|
newline
|
|
eventfld.long 0x00 3. "DINT,DMA interrupt" "0: No DMA interrupt,1: DMA interrupt is generated"
|
|
newline
|
|
eventfld.long 0x00 2. "BGE,Block gap event" "0: No block gap event,1: Transaction stopped at block gap"
|
|
newline
|
|
eventfld.long 0x00 1. "TC,Transfer complete" "0: Transfer does not complete,1: Transfer complete"
|
|
newline
|
|
eventfld.long 0x00 0. "CC,Command complete" "0: Command not complete,1: Command complete"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "INT_STATUS_EN,Interrupt Status Enable"
|
|
bitfld.long 0x00 28. "DMAESEN,DMA error status enable" "0: DMAESEN_0,1: DMAESEN_1"
|
|
newline
|
|
bitfld.long 0x00 26. "TNESEN,Tuning error status enable" "0: TNESEN_0,1: TNESEN_1"
|
|
newline
|
|
bitfld.long 0x00 24. "AC12ESEN,Auto CMD12 error status enable" "0: AC12ESEN_0,1: AC12ESEN_1"
|
|
newline
|
|
bitfld.long 0x00 22. "DEBESEN,Data end bit error status enable" "0: DEBESEN_0,1: DEBESEN_1"
|
|
newline
|
|
bitfld.long 0x00 21. "DCESEN,Data CRC error status enable" "0: DCESEN_0,1: DCESEN_1"
|
|
newline
|
|
bitfld.long 0x00 20. "DTOESEN,Data timeout error status enable" "0: DTOESEN_0,1: DTOESEN_1"
|
|
newline
|
|
bitfld.long 0x00 19. "CIESEN,Command index error status enable" "0: CIESEN_0,1: CIESEN_1"
|
|
newline
|
|
bitfld.long 0x00 18. "CEBESEN,Command end bit error status enable" "0: CEBESEN_0,1: CEBESEN_1"
|
|
newline
|
|
bitfld.long 0x00 17. "CCESEN,Command CRC error status enable" "0: CCESEN_0,1: CCESEN_1"
|
|
newline
|
|
bitfld.long 0x00 16. "CTOESEN,Command timeout error status enable" "0: CTOESEN_0,1: CTOESEN_1"
|
|
newline
|
|
bitfld.long 0x00 14. "TPSEN,Tuning pass status enable" "0: TPSEN_0,1: TPSEN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "RTESEN,Re-tuning event status enable" "0: RTESEN_0,1: RTESEN_1"
|
|
newline
|
|
bitfld.long 0x00 8. "CINTSEN,Card interrupt status enable" "0: CINTSEN_0,1: CINTSEN_1"
|
|
newline
|
|
bitfld.long 0x00 7. "CRMSEN,Card removal status enable" "0: CRMSEN_0,1: CRMSEN_1"
|
|
newline
|
|
bitfld.long 0x00 6. "CINSSEN,Card insertion status enable" "0: CINSSEN_0,1: CINSSEN_1"
|
|
newline
|
|
bitfld.long 0x00 5. "BRRSEN,Buffer read ready status enable" "0: BRRSEN_0,1: BRRSEN_1"
|
|
newline
|
|
bitfld.long 0x00 4. "BWRSEN,Buffer write ready status enable" "0: BWRSEN_0,1: BWRSEN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "DINTSEN,DMA interrupt status enable" "0: DINTSEN_0,1: DINTSEN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "BGESEN,Block gap event status enable" "0: BGESEN_0,1: BGESEN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "TCSEN,Transfer complete status enable" "0: TCSEN_0,1: TCSEN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "CCSEN,Command complete status enable" "0: CCSEN_0,1: CCSEN_1"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "INT_SIGNAL_EN,Interrupt Signal Enable"
|
|
bitfld.long 0x00 28. "DMAEIEN,DMA error interrupt enable" "0: DMAEIEN_0,1: DMAEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 26. "TNEIEN,Tuning error interrupt enable" "0: TNEIEN_0,1: TNEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 24. "AC12EIEN,Auto CMD12 error interrupt enable" "0: AC12EIEN_0,1: AC12EIEN_1"
|
|
newline
|
|
bitfld.long 0x00 22. "DEBEIEN,Data end bit error interrupt enable" "0: DEBEIEN_0,1: DEBEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 21. "DCEIEN,Data CRC error interrupt enable" "0: DCEIEN_0,1: DCEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 20. "DTOEIEN,Data timeout error interrupt enable" "0: DTOEIEN_0,1: DTOEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 19. "CIEIEN,Command index error interrupt enable" "0: CIEIEN_0,1: CIEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 18. "CEBEIEN,Command end bit error interrupt enable" "0: CEBEIEN_0,1: CEBEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 17. "CCEIEN,Command CRC error interrupt enable" "0: CCEIEN_0,1: CCEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 16. "CTOEIEN,Command timeout error interrupt enable" "0: CTOEIEN_0,1: CTOEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 14. "TPIEN,Tuning Pass interrupt enable" "0: TPIEN_0,1: TPIEN_1"
|
|
newline
|
|
bitfld.long 0x00 12. "RTEIEN,Re-tuning event interrupt enable" "0: RTEIEN_0,1: RTEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 8. "CINTIEN,Card interrupt enable" "0: CINTIEN_0,1: CINTIEN_1"
|
|
newline
|
|
bitfld.long 0x00 7. "CRMIEN,Card removal interrupt enable" "0: CRMIEN_0,1: CRMIEN_1"
|
|
newline
|
|
bitfld.long 0x00 6. "CINSIEN,Card insertion interrupt enable" "0: CINSIEN_0,1: CINSIEN_1"
|
|
newline
|
|
bitfld.long 0x00 5. "BRRIEN,Buffer read ready interrupt enable" "0: BRRIEN_0,1: BRRIEN_1"
|
|
newline
|
|
bitfld.long 0x00 4. "BWRIEN,Buffer write ready interrupt enable" "0: BWRIEN_0,1: BWRIEN_1"
|
|
newline
|
|
bitfld.long 0x00 3. "DINTIEN,DMA interrupt enable" "0: DINTIEN_0,1: DINTIEN_1"
|
|
newline
|
|
bitfld.long 0x00 2. "BGEIEN,Block gap event interrupt enable" "0: BGEIEN_0,1: BGEIEN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "TCIEN,Transfer complete interrupt enable" "0: TCIEN_0,1: TCIEN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "CCIEN,Command complete interrupt enable" "0: CCIEN_0,1: CCIEN_1"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "AUTOCMD12_ERR_STATUS,Auto CMD12 Error Status"
|
|
bitfld.long 0x00 23. "SMP_CLK_SEL,Sample clock select" "0: Fixed clock is used to sample data,1: Tuned clock is used to sample data"
|
|
newline
|
|
bitfld.long 0x00 22. "EXECUTE_TUNING,Execute tuning" "0: Tuning procedure is aborted,1: Start tuning procedure"
|
|
newline
|
|
rbitfld.long 0x00 7. "CNIBAC12E,Command not issued by Auto CMD12 error" "0: CNIBAC12E_0,1: CNIBAC12E_1"
|
|
newline
|
|
rbitfld.long 0x00 4. "AC12IE,Auto CMD12 / 23 index error" "0: AC12IE_0,1: Error the CMD index in response is not CMD12/23"
|
|
newline
|
|
rbitfld.long 0x00 3. "AC12CE,Auto CMD12 / 23 CRC error" "0: No CRC error,1: CRC error met in Auto CMD12/23 response"
|
|
newline
|
|
rbitfld.long 0x00 2. "AC12EBE,Auto CMD12 / 23 end bit error" "0: AC12EBE_0,1: End bit error generated"
|
|
newline
|
|
rbitfld.long 0x00 1. "AC12TOE,Auto CMD12 / 23 timeout error" "0: AC12TOE_0,1: AC12TOE_1"
|
|
newline
|
|
rbitfld.long 0x00 0. "AC12NE,Auto CMD12 not executed" "0: AC12NE_0,1: Not executed"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "HOST_CTRL_CAP,Host Controller Capabilities"
|
|
rbitfld.long 0x00 26. "VS18,Voltage support 1.8 V" "0: 1.8 V not supported,1: 1.8 V supported"
|
|
newline
|
|
rbitfld.long 0x00 25. "VS30,Voltage support 3.0 V" "0: 3.0 V not supported,1: 3.0 V supported"
|
|
newline
|
|
rbitfld.long 0x00 24. "VS33,Voltage support 3.3 V" "0: 3.3 V not supported,1: 3.3 V supported"
|
|
newline
|
|
rbitfld.long 0x00 23. "SRS,Suspend / resume support" "0: Not supported,1: Supported"
|
|
newline
|
|
rbitfld.long 0x00 22. "DMAS,DMA support" "0: DMA not supported,1: DMA supported"
|
|
newline
|
|
rbitfld.long 0x00 21. "HSS,High speed support" "0: High speed not supported,1: High speed supported"
|
|
newline
|
|
rbitfld.long 0x00 20. "ADMAS,ADMA support" "0: Advanced DMA not supported,1: Advanced DMA supported"
|
|
newline
|
|
rbitfld.long 0x00 16.--18. "MBL,Max block length" "0: 512 bytes,1: 1024 bytes,2: 2048 bytes,3: 4096 bytes,?..."
|
|
newline
|
|
bitfld.long 0x00 13. "USE_TUNING_SDR50,Use Tuning for SDR50" "0: SDR50 does not support tuning,1: SDR50 supports tuning"
|
|
newline
|
|
rbitfld.long 0x00 2. "DDR50_SUPPORT,DDR50 support" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 1. "SDR104_SUPPORT,SDR104 support" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 0. "SDR50_SUPPORT,SDR50 support" "0,1"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "WTMK_LVL,Watermark Level"
|
|
hexmask.long.byte 0x00 16.--23. 1. "WR_WML,Write watermark level"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. "RD_WML,Read watermark level"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "MIX_CTRL,Mixer Control"
|
|
bitfld.long 0x00 26. "HS400_MODE,Enable HS400 mode" "0,1"
|
|
newline
|
|
bitfld.long 0x00 25. "FBCLK_SEL,Feedback clock source selection (Only used for SD3.0 SDR104 mode and EMMC HS200 mode)" "0: Feedback clock comes from the loopback CLK,1: Feedback clock comes from the ipp_card_clk_out"
|
|
newline
|
|
bitfld.long 0x00 24. "AUTO_TUNE_EN,Auto tuning enable (Only used for SD3.0 SDR104 mode and and EMMC HS200 mode)" "0: Disable auto tuning,1: Enable auto tuning"
|
|
newline
|
|
bitfld.long 0x00 23. "SMP_CLK_SEL,Clock selection" "0: Fixed clock is used to sample data / cmd,1: Tuned clock is used to sample data / cmd"
|
|
newline
|
|
bitfld.long 0x00 22. "EXE_TUNE,Execute tuning: (Only used for SD3.0 SDR104 mode and EMMC HS200 mode)" "0: Not tuned or tuning completed,1: Execute tuning"
|
|
newline
|
|
bitfld.long 0x00 7. "AC23EN,Auto CMD23 enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "NIBBLE_POS,Nibble position indication" "0,1"
|
|
newline
|
|
bitfld.long 0x00 5. "MSBSEL,Multi / Single block select" "0: Single block,1: Multiple blocks"
|
|
newline
|
|
bitfld.long 0x00 4. "DTDSEL,Data transfer direction select" "0: Write (Host to card),1: Read (Card to host)"
|
|
newline
|
|
bitfld.long 0x00 3. "DDR_EN,Dual data rate mode selection" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "AC12EN,Auto CMD12 enable" "0: AC12EN_0,1: AC12EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "BCEN,Block count enable" "0: Disable,1: BCEN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "DMAEN,DMA enable" "0: DMAEN_0,1: DMAEN_1"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "FORCE_EVENT,Force Event"
|
|
bitfld.long 0x00 31. "FEVTCINT,Force event card interrupt" "0,1"
|
|
newline
|
|
bitfld.long 0x00 28. "FEVTDMAE,Force event DMA error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 26. "FEVTTNE,Force tuning error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 24. "FEVTAC12E,Force event Auto Command 12 error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 22. "FEVTDEBE,Force event data end bit error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 21. "FEVTDCE,Force event data CRC error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20. "FEVTDTOE,Force event data time out error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 19. "FEVTCIE,Force event command index error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 18. "FEVTCEBE,Force event command end bit error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 17. "FEVTCCE,Force event command CRC error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. "FEVTCTOE,Force event command time out error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "FEVTCNIBAC12E,Force event command not executed by Auto Command 12 error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "FEVTAC12IE,Force event Auto Command 12 index error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "FEVTAC12EBE,Force event Auto Command 12 end bit error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "FEVTAC12CE,Force event auto command 12 CRC error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "FEVTAC12TOE,Force event auto command 12 time out error" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "FEVTAC12NE,Force event auto command 12 not executed" "0,1"
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "ADMA_ERR_STATUS,ADMA Error Status"
|
|
bitfld.long 0x00 3. "ADMADCE,ADMA descriptor error" "0: ADMADCE_0,1: ADMADCE_1"
|
|
newline
|
|
bitfld.long 0x00 2. "ADMALME,ADMA length mismatch error" "0: ADMALME_0,1: ADMALME_1"
|
|
newline
|
|
bitfld.long 0x00 0.--1. "ADMAES,ADMA error state (when ADMA error is occurred)" "0,1,2,3"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "ADMA_SYS_ADDR,ADMA System Address"
|
|
hexmask.long 0x00 2.--31. 1. "ADS_ADDR,ADMA system address"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "DLL_CTRL,DLL (Delay Line) Control"
|
|
bitfld.long 0x00 28.--31. "DLL_CTRL_REF_UPDATE_INT,DLL control loop update interval" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.byte 0x00 20.--27. 1. "DLL_CTRL_SLV_UPDATE_INT,Slave delay line update interval"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "DLL_CTRL_SLV_DLY_TARGET1,DLL slave delay target1" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 9.--15. 1. "DLL_CTRL_SLV_OVERRIDE_VAL,DLL slave override val"
|
|
newline
|
|
bitfld.long 0x00 8. "DLL_CTRL_SLV_OVERRIDE,DLL slave override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "DLL_CTRL_GATE_UPDATE,DLL gate update" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3.--6. "DLL_CTRL_SLV_DLY_TARGET0,DLL slave delay target0" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2. "DLL_CTRL_SLV_FORCE_UPD,DLL slave delay line" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "DLL_CTRL_RESET,DLL reset" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "DLL_CTRL_ENABLE,DLL and delay chain" "0,1"
|
|
rgroup.long 0x64++0x03
|
|
line.long 0x00 "DLL_STATUS,DLL Status"
|
|
hexmask.long.byte 0x00 9.--15. 1. "DLL_STS_REF_SEL,Reference delay line select taps"
|
|
newline
|
|
hexmask.long.byte 0x00 2.--8. 1. "DLL_STS_SLV_SEL,Slave delay line select status"
|
|
newline
|
|
bitfld.long 0x00 1. "DLL_STS_REF_LOCK,Reference DLL lock status" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "DLL_STS_SLV_LOCK,Slave delay-line lock status" "0,1"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "CLK_TUNE_CTRL_STATUS,CLK Tuning Control and Status"
|
|
rbitfld.long 0x00 31. "PRE_ERR,PRE error" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 24.--30. 1. "TAP_SEL_PRE,TAP_SEL_PRE"
|
|
newline
|
|
rbitfld.long 0x00 20.--23. "TAP_SEL_OUT,Delay cells added on the feedback clock between CLK_PRE and CLK_OUT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 16.--19. "TAP_SEL_POST,Delay cells added on the feedback clock between CLK_OUT and CLK_POST" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
rbitfld.long 0x00 15. "NXT_ERR,NXT error" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. "DLY_CELL_SET_PRE,delay cells on the feedback clock between the feedback clock and CLK_PRE"
|
|
newline
|
|
bitfld.long 0x00 4.--7. "DLY_CELL_SET_OUT,Delay cells on the feedback clock between CLK_PRE and CLK_OUT" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DLY_CELL_SET_POST,Delay cells on the feedback clock between CLK_OUT and CLK_POST" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "STROBE_DLL_CTRL,Strobe DLL control"
|
|
bitfld.long 0x00 28.--31. "STROBE_DLL_CTRL_REF_UPDATE_INT,Strobe DLL control reference update interval" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
hexmask.long.byte 0x00 20.--27. 1. "STROBE_DLL_CTRL_SLV_UPDATE_INT,Strobe DLL control slave update interval"
|
|
newline
|
|
hexmask.long.byte 0x00 9.--15. 1. "STROBE_DLL_CTRL_SLV_OVERRIDE_VAL,Strobe DLL control slave Override value"
|
|
newline
|
|
bitfld.long 0x00 8. "STROBE_DLL_CTRL_SLV_OVERRIDE,Strobe DLL control slave override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 7. "STROBE_DLL_CTRL_GATE_UPDATE,Strobe DLL control gate update" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3.--6. "STROBE_DLL_CTRL_SLV_DLY_TARGET,Strobe DLL Control Slave Delay Target" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 2. "STROBE_DLL_CTRL_SLV_FORCE_UPD,Strobe DLL control slave force updated" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "STROBE_DLL_CTRL_RESET,Strobe DLL control reset" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "STROBE_DLL_CTRL_ENABLE,Strobe DLL control enable" "0,1"
|
|
rgroup.long 0x74++0x03
|
|
line.long 0x00 "STROBE_DLL_STATUS,Strobe DLL status"
|
|
hexmask.long.byte 0x00 9.--15. 1. "STROBE_DLL_STS_REF_SEL,Strobe DLL status reference select"
|
|
newline
|
|
hexmask.long.byte 0x00 2.--8. 1. "STROBE_DLL_STS_SLV_SEL,Strobe DLL status slave select"
|
|
newline
|
|
bitfld.long 0x00 1. "STROBE_DLL_STS_REF_LOCK,Strobe DLL status reference lock" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "STROBE_DLL_STS_SLV_LOCK,Strobe DLL status slave lock" "0,1"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "VEND_SPEC,Vendor Specific Register"
|
|
bitfld.long 0x00 31. "CMD_BYTE_EN,Byte access" "0: CMD_BYTE_EN_0,1: CMD_BYTE_EN_1"
|
|
newline
|
|
bitfld.long 0x00 15. "CRC_CHK_DIS,CRC Check Disable" "0: Check CRC16 for every read data packet and..,1: Ignore CRC16 check for every read data packet.."
|
|
newline
|
|
bitfld.long 0x00 8. "FRC_SDCLK_ON,Force CLK" "0: CLK active or inactive is fully controlled by..,1: Force CLK active"
|
|
newline
|
|
bitfld.long 0x00 3. "AC12_WR_CHKBUSY_EN,Check busy enable" "0: Do not check busy after auto CMD12 for write..,1: Check busy after auto CMD12 for write data.."
|
|
newline
|
|
bitfld.long 0x00 2. "CONFLICT_CHK_EN,Conflict check enable" "0: Conflict check disable,1: Conflict check enable"
|
|
newline
|
|
bitfld.long 0x00 1. "VSELECT,Voltage selection" "0: Change the voltage to high voltage range..,1: Change the voltage to low voltage range.."
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "MMC_BOOT,MMC Boot"
|
|
hexmask.long.word 0x00 16.--31. 1. "BOOT_BLK_CNT,Stop At Block Gap value of automatic mode"
|
|
newline
|
|
bitfld.long 0x00 8. "DISABLE_TIME_OUT,Time out" "0: DISABLE_TIME_OUT_0,1: DISABLE_TIME_OUT_1"
|
|
newline
|
|
bitfld.long 0x00 7. "AUTO_SABG_EN,Auto stop at block gap" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "BOOT_EN,Boot enable" "0: Fast boot disable,1: Fast boot enable"
|
|
newline
|
|
bitfld.long 0x00 5. "BOOT_MODE,Boot mode" "0: BOOT_MODE_0,1: Alternative boot"
|
|
newline
|
|
bitfld.long 0x00 4. "BOOT_ACK,BOOT ACK" "0: BOOT_ACK_0,1: BOOT_ACK_1"
|
|
newline
|
|
bitfld.long 0x00 0.--3. "DTOCV_ACK,Boot ACK time out" "0: SDCLK x 2^14,1: SDCLK x 2^15,2: SDCLK x 2^16,3: SDCLK x 2^17,4: SDCLK x 2^18,5: SDCLK x 2^19,6: SDCLK x 2^20,7: SDCLK x 2^21,?,?,?,?,?,?,14: DTOCV_ACK_14,15: DTOCV_ACK_15"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "VEND_SPEC2,Vendor Specific 2 Register"
|
|
bitfld.long 0x00 12. "ACMD23_ARGU2_EN,Argument2 register enable for ACMD23" "0: ACMD23_ARGU2_EN_0,1: Argument2 register enable for ACMD23 sharing.."
|
|
newline
|
|
bitfld.long 0x00 11. "HS400_RD_CLK_STOP_EN,HS400 read clock stop enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. "HS400_WR_CLK_STOP_EN,HS400 write clock stop enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 6. "TUNING_CMD_EN,Tuning command enable" "0: Auto tuning circuit does not check the CMD line,1: Auto tuning circuit checks the CMD line"
|
|
newline
|
|
bitfld.long 0x00 5. "TUNING_1bit_EN,Tuning 1bit enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 4. "TUNING_8bit_EN,Tuning 8bit enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 3. "CARD_INT_D3_TEST,Card interrupt detection test" "0: Check the card interrupt only when DATA3 is..,1: Check the card interrupt by ignoring the.."
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "TUNING_CTRL,Tuning Control"
|
|
bitfld.long 0x00 24. "STD_TUNING_EN,Standard tuning circuit and procedure enable" "0,1"
|
|
newline
|
|
bitfld.long 0x00 20.--22. "TUNING_WINDOW,Data window" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 16.--18. "TUNING_STEP,TUNING_STEP" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--15. 1. "TUNING_COUNTER,Tuning counter"
|
|
newline
|
|
bitfld.long 0x00 7. "DIS_CMD_CHK_FOR_STD_TUNING,Disable command check for standard tuning" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "TUNING_START_TAP,Tuning start"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "VIDEO_MUX (Video Mux Controller)"
|
|
base ad:0x40818000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "VID_MUX_CTRL,Video mux Control Register"
|
|
bitfld.long 0x00 3. "PARA_LCD_SEL,Parallel LCDIF video data input mux selector" "0: Parallel LCDIF video data is from eLCDIF,1: Parallel LCDIF video data is from LCDIFv2"
|
|
bitfld.long 0x00 2. "MIPI_DSI_SEL,MIPI DSI video data input mux selector" "0: MIPI DSI video data is from eLCDIF,1: MIPI DSI video data is from LCDIFv2"
|
|
newline
|
|
bitfld.long 0x00 1. "LCDIF2_SEL,LCDIF2 sensor data input mux selector" "0: LCDIFv2 sensor data is from Parallel CSI,1: LCDIFv2 sensor data is from MIPI CSI"
|
|
bitfld.long 0x00 0. "CSI_SEL,CSI sensor data input mux selector" "0: CSI sensor data is from Parallel CSI,1: CSI sensor data is from MIPI CSI"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "VID_MUX_CTRL_SET,Video mux Control Register"
|
|
bitfld.long 0x00 3. "PARA_LCD_SEL,Parallel LCDIF video data input mux selector" "0,1"
|
|
bitfld.long 0x00 2. "MIPI_DSI_SEL,MIPI DSI video data input mux selector" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "LCDIF2_SEL,LCDIF2 sensor data input mux selector" "0,1"
|
|
bitfld.long 0x00 0. "CSI_SEL,CSI sensor data input mux selector" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "VID_MUX_CTRL_CLR,Video mux Control Register"
|
|
eventfld.long 0x00 3. "PARA_LCD_SEL,Parallel LCDIF video data input mux selector" "0,1"
|
|
eventfld.long 0x00 2. "MIPI_DSI_SEL,MIPI DSI video data input mux selector" "0,1"
|
|
newline
|
|
eventfld.long 0x00 1. "LCDIF2_SEL,LCDIF2 sensor data input mux selector" "0,1"
|
|
eventfld.long 0x00 0. "CSI_SEL,CSI sensor data input mux selector" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "VID_MUX_CTRL_TOG,Video mux Control Register"
|
|
bitfld.long 0x00 3. "PARA_LCD_SEL,Parallel LCDIF video data input mux selector" "0,1"
|
|
bitfld.long 0x00 2. "MIPI_DSI_SEL,MIPI DSI video data input mux selector" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. "LCDIF2_SEL,LCDIF2 sensor data input mux selector" "0,1"
|
|
bitfld.long 0x00 0. "CSI_SEL,CSI sensor data input mux selector" "0,1"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "PLM_CTRL,Pixel Link Master(PLM) Control Register"
|
|
bitfld.long 0x00 4. "POLARITY,Polarity of HYSNC/VSYNC" "0: Keep the current polarity of HSYNC and VSYNC,1: Invert the polarity of HSYNC and VSYNC"
|
|
bitfld.long 0x00 3. "VALID_OVERRIDE,Valid override" "0: HSYNC and VSYNC is asserted,1: HSYNC and VSYNC is not asserted"
|
|
newline
|
|
bitfld.long 0x00 2. "HSYNC_OVERRIDE,HSYNC override" "0: HSYNC is not asserted,1: HSYNC is asserted"
|
|
bitfld.long 0x00 1. "VSYNC_OVERRIDE,VSYNC override" "0: VSYNC is not asserted,1: VSYNC is asserted"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enable the output of HYSNC and VSYNC" "0: No active HSYNC and VSYNC output,1: Active HSYNC and VSYNC output"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "PLM_CTRL_SET,Pixel Link Master(PLM) Control Register"
|
|
bitfld.long 0x00 4. "POLARITY,Polarity of HYSNC/VSYNC" "0,1"
|
|
bitfld.long 0x00 3. "VALID_OVERRIDE,Valid override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "HSYNC_OVERRIDE,HSYNC override" "0,1"
|
|
bitfld.long 0x00 1. "VSYNC_OVERRIDE,VSYNC override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enable the output of HYSNC and VSYNC" "0,1"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "PLM_CTRL_CLR,Pixel Link Master(PLM) Control Register"
|
|
eventfld.long 0x00 4. "POLARITY,Polarity of HYSNC/VSYNC" "0,1"
|
|
eventfld.long 0x00 3. "VALID_OVERRIDE,Valid override" "0,1"
|
|
newline
|
|
eventfld.long 0x00 2. "HSYNC_OVERRIDE,HSYNC override" "0,1"
|
|
eventfld.long 0x00 1. "VSYNC_OVERRIDE,VSYNC override" "0,1"
|
|
newline
|
|
eventfld.long 0x00 0. "ENABLE,Enable the output of HYSNC and VSYNC" "0,1"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "PLM_CTRL_TOG,Pixel Link Master(PLM) Control Register"
|
|
bitfld.long 0x00 4. "POLARITY,Polarity of HYSNC/VSYNC" "0,1"
|
|
bitfld.long 0x00 3. "VALID_OVERRIDE,Valid override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 2. "HSYNC_OVERRIDE,HSYNC override" "0,1"
|
|
bitfld.long 0x00 1. "VSYNC_OVERRIDE,VSYNC override" "0,1"
|
|
newline
|
|
bitfld.long 0x00 0. "ENABLE,Enable the output of HYSNC and VSYNC" "0,1"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "YUV420_CTRL,YUV420 Control Register"
|
|
bitfld.long 0x00 0. "FST_LN_DATA_TYPE,Data type of First Line" "0: Odd (default),1: EVEN"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "YUV420_CTRL_SET,YUV420 Control Register"
|
|
bitfld.long 0x00 0. "FST_LN_DATA_TYPE,Data type of First Line" "0,1"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "YUV420_CTRL_CLR,YUV420 Control Register"
|
|
eventfld.long 0x00 0. "FST_LN_DATA_TYPE,Data type of First Line" "0,1"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "YUV420_CTRL_TOG,YUV420 Control Register"
|
|
bitfld.long 0x00 0. "FST_LN_DATA_TYPE,Data type of First Line" "0,1"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "CFG_DT_DISABLE,Data Disable Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "CFG_DT_DISABLE,Data Type Disable"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "CFG_DT_DISABLE_SET,Data Disable Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "CFG_DT_DISABLE,Data Type Disable"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "CFG_DT_DISABLE_CLR,Data Disable Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "CFG_DT_DISABLE,Data Type Disable"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "CFG_DT_DISABLE_TOG,Data Disable Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. "CFG_DT_DISABLE,Data Type Disable"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "MIPI_DSI_CTRL,MIPI DSI Control Register"
|
|
bitfld.long 0x00 1. "DPI_CM,Color Mode control" "0: Normal Mode,1: Low-color mode"
|
|
bitfld.long 0x00 0. "DPI_SD,Shut Down - Control to shutdown display (type 4 only)" "0: No effect,1: Send shutdown command"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "MIPI_DSI_CTRL_SET,MIPI DSI Control Register"
|
|
bitfld.long 0x00 1. "DPI_CM,Color Mode control" "0,1"
|
|
bitfld.long 0x00 0. "DPI_SD,Shut Down - Control to shutdown display (type 4 only)" "0,1"
|
|
group.long 0x78++0x03
|
|
line.long 0x00 "MIPI_DSI_CTRL_CLR,MIPI DSI Control Register"
|
|
eventfld.long 0x00 1. "DPI_CM,Color Mode control" "0,1"
|
|
eventfld.long 0x00 0. "DPI_SD,Shut Down - Control to shutdown display (type 4 only)" "0,1"
|
|
group.long 0x7C++0x03
|
|
line.long 0x00 "MIPI_DSI_CTRL_TOG,MIPI DSI Control Register"
|
|
bitfld.long 0x00 1. "DPI_CM,Color Mode control" "0,1"
|
|
bitfld.long 0x00 0. "DPI_SD,Shut Down - Control to shutdown display (type 4 only)" "0,1"
|
|
tree.end
|
|
tree "VIDEO_PLL (Fractional PLL)"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0: Used in SoCs with a bias current of 10uA,1: Used in SoCs with a bias current of 2uA"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0: Divide by 1,1: Divide by 2,2: Divide by 4,3: Divide by 8,4: Divide by 16,5: Divide by 32,?..."
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0: Disable Dither,1: Enable Dither"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0: No Bypass,1: Bypass the PLL"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0: Disable the clock output,1: Enable the clock output"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0: Power down the PLL,1: Power Up the PLL"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0: Normal operation,1: Initialize PLL start up"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0: Disable the alternate clock output,1: Enable the alternate clock output which is.."
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Fractional PLL Control Register"
|
|
eventfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
eventfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
eventfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
eventfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
eventfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
eventfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
eventfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
eventfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
eventfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Fractional PLL Control Register"
|
|
bitfld.long 0x00 29. "BIAS_SELECT,BIAS_SELECT" "0,1"
|
|
bitfld.long 0x00 25.--27. "POST_DIV_SEL,Post Divide Select" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 22. "PLL_REG_EN,PLL_REG_EN" "0,1"
|
|
bitfld.long 0x00 19.--21. "BIAS_TRIM,BIAS_TRIM" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 17. "DITHER_EN,DITHER_EN" "0,1"
|
|
bitfld.long 0x00 16. "BYPASS,BYPASS" "0,1"
|
|
newline
|
|
bitfld.long 0x00 15. "ENABLE,ENABLE" "0,1"
|
|
bitfld.long 0x00 14. "POWERUP,POWERUP" "0,1"
|
|
newline
|
|
bitfld.long 0x00 13. "HOLD_RING_OFF,PLL Start up initialization" "0,1"
|
|
bitfld.long 0x00 8. "ENABLE_ALT,ENABLE_ALT" "0,1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--6. 1. "DIV_SELECT,DIV_SELECT"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_SET,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_CLR,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
eventfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "SPREAD_SPECTRUM_TOG,Fractional PLL Spread Spectrum Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. "STOP,Stop"
|
|
bitfld.long 0x00 15. "ENABLE,Enable" "0,1"
|
|
newline
|
|
hexmask.long.word 0x00 0.--14. 1. "STEP,Step"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "NUMERATOR,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "NUMERATOR_SET,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "NUMERATOR_CLR,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "NUMERATOR_TOG,Fractional PLL Numerator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "NUM,Numerator"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DENOMINATOR,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "DENOMINATOR_SET,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "DENOMINATOR_CLR,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "DENOMINATOR_TOG,Fractional PLL Denominator Control Register"
|
|
hexmask.long 0x00 0.--29. 1. "DENOM,Denominator"
|
|
tree.end
|
|
tree "VMBANDGAP"
|
|
base ad:0x0
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CTRL0,Analog Control Register CTRL0"
|
|
bitfld.long 0x00 4. "REFTOP_SELFBIASOFF,bandgap self-bias control bit" "0,1"
|
|
bitfld.long 0x00 3. "REFTOP_LOWPOWER,Low-power control bit" "0,1"
|
|
bitfld.long 0x00 2. "REFTOP_PWDVBGUP,Power-down VBGUP detector in bandgap" "0,1"
|
|
bitfld.long 0x00 1. "REFTOP_LINREGREF_PWD,Power-down for bandgap voltage-reference buffer" "0,1"
|
|
bitfld.long 0x00 0. "REFTOP_PWD,Master power-down for bandgap module" "0,1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CTRL0_SET,Analog Control Register CTRL0"
|
|
bitfld.long 0x00 4. "REFTOP_SELFBIASOFF,bandgap self-bias control bit" "0,1"
|
|
bitfld.long 0x00 3. "REFTOP_LOWPOWER,Low-power control bit" "0,1"
|
|
bitfld.long 0x00 2. "REFTOP_PWDVBGUP,Power-down VBGUP detector in bandgap" "0,1"
|
|
bitfld.long 0x00 1. "REFTOP_LINREGREF_PWD,Power-down for bandgap voltage-reference buffer" "0,1"
|
|
bitfld.long 0x00 0. "REFTOP_PWD,Master power-down for bandgap module" "0,1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "CTRL0_CLR,Analog Control Register CTRL0"
|
|
eventfld.long 0x00 4. "REFTOP_SELFBIASOFF,bandgap self-bias control bit" "0,1"
|
|
eventfld.long 0x00 3. "REFTOP_LOWPOWER,Low-power control bit" "0,1"
|
|
eventfld.long 0x00 2. "REFTOP_PWDVBGUP,Power-down VBGUP detector in bandgap" "0,1"
|
|
eventfld.long 0x00 1. "REFTOP_LINREGREF_PWD,Power-down for bandgap voltage-reference buffer" "0,1"
|
|
eventfld.long 0x00 0. "REFTOP_PWD,Master power-down for bandgap module" "0,1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "CTRL0_TOG,Analog Control Register CTRL0"
|
|
bitfld.long 0x00 4. "REFTOP_SELFBIASOFF,bandgap self-bias control bit" "0,1"
|
|
bitfld.long 0x00 3. "REFTOP_LOWPOWER,Low-power control bit" "0,1"
|
|
bitfld.long 0x00 2. "REFTOP_PWDVBGUP,Power-down VBGUP detector in bandgap" "0,1"
|
|
bitfld.long 0x00 1. "REFTOP_LINREGREF_PWD,Power-down for bandgap voltage-reference buffer" "0,1"
|
|
bitfld.long 0x00 0. "REFTOP_PWD,Master power-down for bandgap module" "0,1"
|
|
rgroup.long 0x50++0x03
|
|
line.long 0x00 "STAT0,Analog Status Register STAT0"
|
|
bitfld.long 0x00 3. "VDD3_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 2. "VDD2_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 1. "VDD1_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 0. "REFTOP_VBGUP,Brief description here" "0,1"
|
|
rgroup.long 0x54++0x03
|
|
line.long 0x00 "STAT0_SET,Analog Status Register STAT0"
|
|
bitfld.long 0x00 3. "VDD3_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 2. "VDD2_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 1. "VDD1_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 0. "REFTOP_VBGUP,Brief description here" "0,1"
|
|
rgroup.long 0x58++0x03
|
|
line.long 0x00 "STAT0_CLR,Analog Status Register STAT0"
|
|
eventfld.long 0x00 3. "VDD3_PORB,Brief description here" "0,1"
|
|
eventfld.long 0x00 2. "VDD2_PORB,Brief description here" "0,1"
|
|
eventfld.long 0x00 1. "VDD1_PORB,Brief description here" "0,1"
|
|
eventfld.long 0x00 0. "REFTOP_VBGUP,Brief description here" "0,1"
|
|
rgroup.long 0x5C++0x03
|
|
line.long 0x00 "STAT0_TOG,Analog Status Register STAT0"
|
|
bitfld.long 0x00 3. "VDD3_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 2. "VDD2_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 1. "VDD1_PORB,Brief description here" "0,1"
|
|
bitfld.long 0x00 0. "REFTOP_VBGUP,Brief description here" "0,1"
|
|
tree.end
|
|
tree "WDOG (Watchdog Timer Unit)"
|
|
repeat 2. (list 1. 2.) (list ad:0x40030000 ad:0x40034000)
|
|
tree "WDOG$1"
|
|
base $2
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "WCR,Watchdog Control Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. "WT,WT"
|
|
bitfld.word 0x00 7. "WDW,WDW" "0: Continue WDOG timer operation (Default),1: Suspend WDOG timer operation"
|
|
newline
|
|
bitfld.word 0x00 6. "SRE,Software Reset Extension an optional way to generate software reset" "0: using original way to generate software reset..,1: using new way to generate software reset"
|
|
bitfld.word 0x00 5. "WDA,WDA" "0: Assert WDOG_B output,1: No effect on system (Default)"
|
|
newline
|
|
bitfld.word 0x00 4. "SRS,SRS" "0: Assert system reset signal,1: No effect on the system (Default)"
|
|
bitfld.word 0x00 3. "WDT,WDT" "0: No effect on WDOG_B (Default),1: Assert WDOG_B upon a Watchdog Time-out event"
|
|
newline
|
|
bitfld.word 0x00 2. "WDE,WDE" "0: Disable the Watchdog (Default),1: Enable the Watchdog"
|
|
bitfld.word 0x00 1. "WDBG,WDBG" "0: Continue WDOG timer operation (Default),1: Suspend the watchdog timer"
|
|
newline
|
|
bitfld.word 0x00 0. "WDZST,WDZST" "0: Continue timer operation (Default),1: Suspend the watchdog timer"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "WSR,Watchdog Service Register"
|
|
hexmask.word 0x00 0.--15. 1. "WSR,WSR"
|
|
rgroup.word 0x04++0x01
|
|
line.word 0x00 "WRSR,Watchdog Reset Status Register"
|
|
bitfld.word 0x00 4. "POR,POR" "0: Reset is not the result of a power on reset,1: Reset is the result of a power on reset"
|
|
bitfld.word 0x00 1. "TOUT,TOUT" "0: Reset is not the result of a WDOG timeout,1: Reset is the result of a WDOG timeout"
|
|
newline
|
|
bitfld.word 0x00 0. "SFTW,SFTW" "0: Reset is not the result of a software reset,1: Reset is the result of a software reset"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "WICR,Watchdog Interrupt Control Register"
|
|
bitfld.word 0x00 15. "WIE,WIE" "0: Disable Interrupt (Default),1: Enable Interrupt"
|
|
eventfld.word 0x00 14. "WTIS,WTIS" "0: No interrupt has occurred (Default),1: Interrupt has occurred"
|
|
newline
|
|
hexmask.word.byte 0x00 0.--7. 1. "WICT,WICT"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "WMCR,Watchdog Miscellaneous Control Register"
|
|
bitfld.word 0x00 0. "PDE,PDE" "0: Power Down Counter of WDOG is disabled,1: Power Down Counter of WDOG is enabled (Default)"
|
|
tree.end
|
|
repeat.end
|
|
repeat 2. (list 3. 4.) (list ad:0x40038000 ad:0x40C10000)
|
|
tree "WDOG$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CS,Watchdog Control and Status Register"
|
|
bitfld.long 0x00 15. "WIN,Watchdog Window" "0: Window mode disabled,1: Window mode enabled"
|
|
eventfld.long 0x00 14. "FLG,Watchdog Interrupt Flag" "0: No interrupt occurred,1: An interrupt occurred"
|
|
newline
|
|
bitfld.long 0x00 13. "CMD32EN,Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words" "0: Disables support for 32-bit refresh/unlock..,1: Enables support for 32-bit refresh/unlock.."
|
|
bitfld.long 0x00 12. "PRES,Watchdog prescaler" "0: 256 prescaler disabled,1: 256 prescaler enabled"
|
|
newline
|
|
rbitfld.long 0x00 11. "ULK,Unlock status" "0: WDOG is locked,1: WDOG is unlocked"
|
|
rbitfld.long 0x00 10. "RCS,Reconfiguration Success" "0: Reconfiguring WDOG,1: Reconfiguration is successful"
|
|
newline
|
|
bitfld.long 0x00 8.--9. "CLK,Watchdog Clock" "0,1,2,3"
|
|
bitfld.long 0x00 7. "EN,Watchdog Enable" "0: Watchdog disabled,1: Watchdog enabled"
|
|
newline
|
|
bitfld.long 0x00 6. "INT,Watchdog Interrupt" "0: Watchdog interrupts are disabled,1: Watchdog interrupts are enabled"
|
|
bitfld.long 0x00 5. "UPDATE,Allow updates" "0: Updates not allowed,1: Updates allowed"
|
|
newline
|
|
bitfld.long 0x00 3.--4. "TST,Watchdog Test" "0: Watchdog test mode disabled,1: Watchdog user mode enabled,2: Watchdog test mode enabled only the low byte..,3: Watchdog test mode enabled only the high byte.."
|
|
bitfld.long 0x00 2. "DBG,Debug Enable" "0: Watchdog disabled in chip debug mode,1: Watchdog enabled in chip debug mode"
|
|
newline
|
|
bitfld.long 0x00 1. "WAIT,Wait Enable" "0: Watchdog disabled in chip wait mode,1: Watchdog enabled in chip wait mode"
|
|
bitfld.long 0x00 0. "STOP,Stop Enable" "0: Watchdog disabled in chip stop mode,1: Watchdog enabled in chip stop mode"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CNT,Watchdog Counter Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. "CNTHIGH,High byte of the Watchdog Counter"
|
|
hexmask.long.byte 0x00 0.--7. 1. "CNTLOW,Low byte of the Watchdog Counter"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "TOVAL,Watchdog Timeout Value Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. "TOVALHIGH,High byte of the timeout value"
|
|
hexmask.long.byte 0x00 0.--7. 1. "TOVALLOW,Low byte of the timeout value"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "WIN,Watchdog Window Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. "WINHIGH,High byte of Watchdog Window"
|
|
hexmask.long.byte 0x00 0.--7. 1. "WINLOW,Low byte of Watchdog Window"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "XBARA (Crossbar Switch)"
|
|
tree "XBARA1"
|
|
base ad:0x4003C000
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "SEL0,Crossbar A Select Register 0"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL1,Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL0,Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "SEL1,Crossbar A Select Register 1"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL3,Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL2,Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "SEL2,Crossbar A Select Register 2"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL5,Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL4,Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "SEL3,Crossbar A Select Register 3"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL7,Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL6,Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "SEL4,Crossbar A Select Register 4"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL9,Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL8,Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x0A++0x01
|
|
line.word 0x00 "SEL5,Crossbar A Select Register 5"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL11,Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL10,Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "SEL6,Crossbar A Select Register 6"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL13,Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL12,Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "SEL7,Crossbar A Select Register 7"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL15,Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL14,Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "SEL8,Crossbar A Select Register 8"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL17,Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL16,Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "SEL9,Crossbar A Select Register 9"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL19,Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL18,Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "SEL10,Crossbar A Select Register 10"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL21,Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL20,Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "SEL11,Crossbar A Select Register 11"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL23,Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL22,Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "SEL12,Crossbar A Select Register 12"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL25,Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL24,Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x1A++0x01
|
|
line.word 0x00 "SEL13,Crossbar A Select Register 13"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL27,Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL26,Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "SEL14,Crossbar A Select Register 14"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL29,Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL28,Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "SEL15,Crossbar A Select Register 15"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL31,Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL30,Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x20++0x01
|
|
line.word 0x00 "SEL16,Crossbar A Select Register 16"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL33,Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL32,Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x22++0x01
|
|
line.word 0x00 "SEL17,Crossbar A Select Register 17"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL35,Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL34,Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x24++0x01
|
|
line.word 0x00 "SEL18,Crossbar A Select Register 18"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL37,Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL36,Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x26++0x01
|
|
line.word 0x00 "SEL19,Crossbar A Select Register 19"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL39,Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL38,Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x28++0x01
|
|
line.word 0x00 "SEL20,Crossbar A Select Register 20"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL41,Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL40,Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x2A++0x01
|
|
line.word 0x00 "SEL21,Crossbar A Select Register 21"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL43,Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL42,Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x2C++0x01
|
|
line.word 0x00 "SEL22,Crossbar A Select Register 22"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL45,Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL44,Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x2E++0x01
|
|
line.word 0x00 "SEL23,Crossbar A Select Register 23"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL47,Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL46,Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x30++0x01
|
|
line.word 0x00 "SEL24,Crossbar A Select Register 24"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL49,Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL48,Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x32++0x01
|
|
line.word 0x00 "SEL25,Crossbar A Select Register 25"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL51,Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL50,Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x34++0x01
|
|
line.word 0x00 "SEL26,Crossbar A Select Register 26"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL53,Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL52,Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x36++0x01
|
|
line.word 0x00 "SEL27,Crossbar A Select Register 27"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL55,Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL54,Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x38++0x01
|
|
line.word 0x00 "SEL28,Crossbar A Select Register 28"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL57,Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL56,Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x3A++0x01
|
|
line.word 0x00 "SEL29,Crossbar A Select Register 29"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL59,Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL58,Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x3C++0x01
|
|
line.word 0x00 "SEL30,Crossbar A Select Register 30"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL61,Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL60,Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x3E++0x01
|
|
line.word 0x00 "SEL31,Crossbar A Select Register 31"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL63,Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL62,Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x40++0x01
|
|
line.word 0x00 "SEL32,Crossbar A Select Register 32"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL65,Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL64,Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x42++0x01
|
|
line.word 0x00 "SEL33,Crossbar A Select Register 33"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL67,Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL66,Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x44++0x01
|
|
line.word 0x00 "SEL34,Crossbar A Select Register 34"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL69,Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL68,Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x46++0x01
|
|
line.word 0x00 "SEL35,Crossbar A Select Register 35"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL71,Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL70,Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x48++0x01
|
|
line.word 0x00 "SEL36,Crossbar A Select Register 36"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL73,Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL72,Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x4A++0x01
|
|
line.word 0x00 "SEL37,Crossbar A Select Register 37"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL75,Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL74,Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x4C++0x01
|
|
line.word 0x00 "SEL38,Crossbar A Select Register 38"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL77,Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL76,Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x4E++0x01
|
|
line.word 0x00 "SEL39,Crossbar A Select Register 39"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL79,Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL78,Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x50++0x01
|
|
line.word 0x00 "SEL40,Crossbar A Select Register 40"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL81,Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL80,Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x52++0x01
|
|
line.word 0x00 "SEL41,Crossbar A Select Register 41"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL83,Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL82,Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x54++0x01
|
|
line.word 0x00 "SEL42,Crossbar A Select Register 42"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL85,Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL84,Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x56++0x01
|
|
line.word 0x00 "SEL43,Crossbar A Select Register 43"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL87,Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL86,Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x58++0x01
|
|
line.word 0x00 "SEL44,Crossbar A Select Register 44"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL89,Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL88,Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x5A++0x01
|
|
line.word 0x00 "SEL45,Crossbar A Select Register 45"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL91,Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL90,Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x5C++0x01
|
|
line.word 0x00 "SEL46,Crossbar A Select Register 46"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL93,Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL92,Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x5E++0x01
|
|
line.word 0x00 "SEL47,Crossbar A Select Register 47"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL95,Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL94,Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x60++0x01
|
|
line.word 0x00 "SEL48,Crossbar A Select Register 48"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL97,Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL96,Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x62++0x01
|
|
line.word 0x00 "SEL49,Crossbar A Select Register 49"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL99,Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL98,Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x64++0x01
|
|
line.word 0x00 "SEL50,Crossbar A Select Register 50"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL101,Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL100,Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x66++0x01
|
|
line.word 0x00 "SEL51,Crossbar A Select Register 51"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL103,Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL102,Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x68++0x01
|
|
line.word 0x00 "SEL52,Crossbar A Select Register 52"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL105,Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL104,Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x6A++0x01
|
|
line.word 0x00 "SEL53,Crossbar A Select Register 53"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL107,Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL106,Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x6C++0x01
|
|
line.word 0x00 "SEL54,Crossbar A Select Register 54"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL109,Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL108,Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x6E++0x01
|
|
line.word 0x00 "SEL55,Crossbar A Select Register 55"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL111,Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL110,Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x70++0x01
|
|
line.word 0x00 "SEL56,Crossbar A Select Register 56"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL113,Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL112,Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x72++0x01
|
|
line.word 0x00 "SEL57,Crossbar A Select Register 57"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL115,Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL114,Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x74++0x01
|
|
line.word 0x00 "SEL58,Crossbar A Select Register 58"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL117,Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL116,Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x76++0x01
|
|
line.word 0x00 "SEL59,Crossbar A Select Register 59"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL119,Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL118,Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x78++0x01
|
|
line.word 0x00 "SEL60,Crossbar A Select Register 60"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL121,Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL120,Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x7A++0x01
|
|
line.word 0x00 "SEL61,Crossbar A Select Register 61"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL123,Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL122,Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x7C++0x01
|
|
line.word 0x00 "SEL62,Crossbar A Select Register 62"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL125,Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL124,Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x7E++0x01
|
|
line.word 0x00 "SEL63,Crossbar A Select Register 63"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL127,Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL126,Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "SEL64,Crossbar A Select Register 64"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL129,Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL128,Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x82++0x01
|
|
line.word 0x00 "SEL65,Crossbar A Select Register 65"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL131,Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL130,Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x84++0x01
|
|
line.word 0x00 "SEL66,Crossbar A Select Register 66"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL133,Input (XBARA_INn) to be muxed to XBARA_OUT133 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL132,Input (XBARA_INn) to be muxed to XBARA_OUT132 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x86++0x01
|
|
line.word 0x00 "SEL67,Crossbar A Select Register 67"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL135,Input (XBARA_INn) to be muxed to XBARA_OUT135 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL134,Input (XBARA_INn) to be muxed to XBARA_OUT134 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x88++0x01
|
|
line.word 0x00 "SEL68,Crossbar A Select Register 68"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL137,Input (XBARA_INn) to be muxed to XBARA_OUT137 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL136,Input (XBARA_INn) to be muxed to XBARA_OUT136 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x8A++0x01
|
|
line.word 0x00 "SEL69,Crossbar A Select Register 69"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL139,Input (XBARA_INn) to be muxed to XBARA_OUT139 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL138,Input (XBARA_INn) to be muxed to XBARA_OUT138 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x8C++0x01
|
|
line.word 0x00 "SEL70,Crossbar A Select Register 70"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL141,Input (XBARA_INn) to be muxed to XBARA_OUT141 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL140,Input (XBARA_INn) to be muxed to XBARA_OUT140 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x8E++0x01
|
|
line.word 0x00 "SEL71,Crossbar A Select Register 71"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL143,Input (XBARA_INn) to be muxed to XBARA_OUT143 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL142,Input (XBARA_INn) to be muxed to XBARA_OUT142 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x90++0x01
|
|
line.word 0x00 "SEL72,Crossbar A Select Register 72"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL145,Input (XBARA_INn) to be muxed to XBARA_OUT145 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL144,Input (XBARA_INn) to be muxed to XBARA_OUT144 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x92++0x01
|
|
line.word 0x00 "SEL73,Crossbar A Select Register 73"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL147,Input (XBARA_INn) to be muxed to XBARA_OUT147 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL146,Input (XBARA_INn) to be muxed to XBARA_OUT146 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x94++0x01
|
|
line.word 0x00 "SEL74,Crossbar A Select Register 74"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL149,Input (XBARA_INn) to be muxed to XBARA_OUT149 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL148,Input (XBARA_INn) to be muxed to XBARA_OUT148 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x96++0x01
|
|
line.word 0x00 "SEL75,Crossbar A Select Register 75"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL151,Input (XBARA_INn) to be muxed to XBARA_OUT151 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL150,Input (XBARA_INn) to be muxed to XBARA_OUT150 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x98++0x01
|
|
line.word 0x00 "SEL76,Crossbar A Select Register 76"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL153,Input (XBARA_INn) to be muxed to XBARA_OUT153 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL152,Input (XBARA_INn) to be muxed to XBARA_OUT152 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x9A++0x01
|
|
line.word 0x00 "SEL77,Crossbar A Select Register 77"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL155,Input (XBARA_INn) to be muxed to XBARA_OUT155 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL154,Input (XBARA_INn) to be muxed to XBARA_OUT154 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x9C++0x01
|
|
line.word 0x00 "SEL78,Crossbar A Select Register 78"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL157,Input (XBARA_INn) to be muxed to XBARA_OUT157 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL156,Input (XBARA_INn) to be muxed to XBARA_OUT156 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x9E++0x01
|
|
line.word 0x00 "SEL79,Crossbar A Select Register 79"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL159,Input (XBARA_INn) to be muxed to XBARA_OUT159 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL158,Input (XBARA_INn) to be muxed to XBARA_OUT158 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xA0++0x01
|
|
line.word 0x00 "SEL80,Crossbar A Select Register 80"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL161,Input (XBARA_INn) to be muxed to XBARA_OUT161 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL160,Input (XBARA_INn) to be muxed to XBARA_OUT160 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xA2++0x01
|
|
line.word 0x00 "SEL81,Crossbar A Select Register 81"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL163,Input (XBARA_INn) to be muxed to XBARA_OUT163 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL162,Input (XBARA_INn) to be muxed to XBARA_OUT162 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xA4++0x01
|
|
line.word 0x00 "SEL82,Crossbar A Select Register 82"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL165,Input (XBARA_INn) to be muxed to XBARA_OUT165 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL164,Input (XBARA_INn) to be muxed to XBARA_OUT164 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xA6++0x01
|
|
line.word 0x00 "SEL83,Crossbar A Select Register 83"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL167,Input (XBARA_INn) to be muxed to XBARA_OUT167 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL166,Input (XBARA_INn) to be muxed to XBARA_OUT166 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xA8++0x01
|
|
line.word 0x00 "SEL84,Crossbar A Select Register 84"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL169,Input (XBARA_INn) to be muxed to XBARA_OUT169 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL168,Input (XBARA_INn) to be muxed to XBARA_OUT168 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xAA++0x01
|
|
line.word 0x00 "SEL85,Crossbar A Select Register 85"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL171,Input (XBARA_INn) to be muxed to XBARA_OUT171 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL170,Input (XBARA_INn) to be muxed to XBARA_OUT170 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xAC++0x01
|
|
line.word 0x00 "SEL86,Crossbar A Select Register 86"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL173,Input (XBARA_INn) to be muxed to XBARA_OUT173 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL172,Input (XBARA_INn) to be muxed to XBARA_OUT172 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xAE++0x01
|
|
line.word 0x00 "SEL87,Crossbar A Select Register 87"
|
|
hexmask.word.byte 0x00 8.--15. 1. "SEL175,Input (XBARA_INn) to be muxed to XBARA_OUT175 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--7. 1. "SEL174,Input (XBARA_INn) to be muxed to XBARA_OUT174 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0xB0++0x01
|
|
line.word 0x00 "CTRL0,Crossbar A Control Register 0"
|
|
eventfld.word 0x00 12. "STS1,Edge detection status for XBAR_OUT1" "0: Active edge not yet detected on XBAR_OUT1,1: Active edge detected on XBAR_OUT1"
|
|
bitfld.word 0x00 10.--11. "EDGE1,Active edge for edge detection on XBAR_OUT1" "0: STS1 never asserts,1: STS1 asserts on rising edges of XBAR_OUT1,2: STS1 asserts on falling edges of XBAR_OUT1,3: STS1 asserts on rising and falling edges of.."
|
|
newline
|
|
bitfld.word 0x00 9. "IEN1,Interrupt Enable for XBAR_OUT1" "0: Interrupt disabled,1: Interrupt enabled"
|
|
bitfld.word 0x00 8. "DEN1,DMA Enable for XBAR_OUT1" "0: DMA disabled,1: DMA enabled"
|
|
newline
|
|
eventfld.word 0x00 4. "STS0,Edge detection status for XBAR_OUT0" "0: Active edge not yet detected on XBAR_OUT0,1: Active edge detected on XBAR_OUT0"
|
|
bitfld.word 0x00 2.--3. "EDGE0,Active edge for edge detection on XBAR_OUT0" "0: STS0 never asserts,1: STS0 asserts on rising edges of XBAR_OUT0,2: STS0 asserts on falling edges of XBAR_OUT0,3: STS0 asserts on rising and falling edges of.."
|
|
newline
|
|
bitfld.word 0x00 1. "IEN0,Interrupt Enable for XBAR_OUT0" "0: Interrupt disabled,1: Interrupt enabled"
|
|
bitfld.word 0x00 0. "DEN0,DMA Enable for XBAR_OUT0" "0: DMA disabled,1: DMA enabled"
|
|
group.word 0xB2++0x01
|
|
line.word 0x00 "CTRL1,Crossbar A Control Register 1"
|
|
eventfld.word 0x00 12. "STS3,Edge detection status for XBAR_OUT3" "0: Active edge not yet detected on XBAR_OUT3,1: Active edge detected on XBAR_OUT3"
|
|
bitfld.word 0x00 10.--11. "EDGE3,Active edge for edge detection on XBAR_OUT3" "0: STS3 never asserts,1: STS3 asserts on rising edges of XBAR_OUT3,2: STS3 asserts on falling edges of XBAR_OUT3,3: STS3 asserts on rising and falling edges of.."
|
|
newline
|
|
bitfld.word 0x00 9. "IEN3,Interrupt Enable for XBAR_OUT3" "0: Interrupt disabled,1: Interrupt enabled"
|
|
bitfld.word 0x00 8. "DEN3,DMA Enable for XBAR_OUT3" "0: DMA disabled,1: DMA enabled"
|
|
newline
|
|
eventfld.word 0x00 4. "STS2,Edge detection status for XBAR_OUT2" "0: Active edge not yet detected on XBAR_OUT2,1: Active edge detected on XBAR_OUT2"
|
|
bitfld.word 0x00 2.--3. "EDGE2,Active edge for edge detection on XBAR_OUT2" "0: STS2 never asserts,1: STS2 asserts on rising edges of XBAR_OUT2,2: STS2 asserts on falling edges of XBAR_OUT2,3: STS2 asserts on rising and falling edges of.."
|
|
newline
|
|
bitfld.word 0x00 1. "IEN2,Interrupt Enable for XBAR_OUT2" "0: Interrupt disabled,1: Interrupt enabled"
|
|
bitfld.word 0x00 0. "DEN2,DMA Enable for XBAR_OUT2" "0: DMA disabled,1: DMA enabled"
|
|
tree.end
|
|
repeat 2. (list 2. 3.) (list ad:0x40040000 ad:0x40044000)
|
|
tree "XBARB$1"
|
|
base $2
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "SEL0,Crossbar B Select Register 0"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL1,Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL0,Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "SEL1,Crossbar B Select Register 1"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL3,Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL2,Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "SEL2,Crossbar B Select Register 2"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL5,Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL4,Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "SEL3,Crossbar B Select Register 3"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL7,Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL6,Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "SEL4,Crossbar B Select Register 4"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL9,Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL8,Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x0A++0x01
|
|
line.word 0x00 "SEL5,Crossbar B Select Register 5"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL11,Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL10,Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "SEL6,Crossbar B Select Register 6"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL13,Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL12,Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to Functional Description section for input/output assignment)"
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "SEL7,Crossbar B Select Register 7"
|
|
hexmask.word.byte 0x00 8.--14. 1. "SEL15,Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to Functional Description section for input/output assignment)"
|
|
hexmask.word.byte 0x00 0.--6. 1. "SEL14,Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to Functional Description section for input/output assignment)"
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
tree "XECC (External ECC Controller)"
|
|
repeat 2. (list 1. 2.) (list ad:0x4001C000 ad:0x40020000)
|
|
tree "XECC_FLEXSPI$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "ECC_CTRL,ECC Control Register"
|
|
bitfld.long 0x00 3. "SWAP_EN,Swap Data Enable" "0: SWAP_EN_0,1: SWAP_EN_1"
|
|
bitfld.long 0x00 2. "RECC_EN,Read ECC Function Enable" "0: RECC_EN_0,1: RECC_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "WECC_EN,Write ECC Encode Function Enable" "0: WECC_EN_0,1: WECC_EN_1"
|
|
bitfld.long 0x00 0. "ECC_EN,ECC Function Enable" "0: ECC_EN_0,1: ECC_EN_1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "ERR_STATUS,Error Interrupt Status Register"
|
|
hexmask.long 0x00 2.--31. 1. "Reserved1,Reserved"
|
|
eventfld.long 0x00 1. "MULTI_ERR,Multiple Bits Error" "0: Multiple bits error does not happen,1: Multiple bits error happens"
|
|
newline
|
|
eventfld.long 0x00 0. "SINGLE_ERR,Single Bit Error" "0: Single bit error does not happen,1: Single bit error happens"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ERR_STAT_EN,Error Interrupt Status Enable Register"
|
|
hexmask.long 0x00 2.--31. 1. "Reserved1,Reserved"
|
|
bitfld.long 0x00 1. "MULIT_ERR_STAT_EN,Multiple Bits Error Status Enable" "0: MULIT_ERR_STAT_EN_0,1: MULIT_ERR_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "SINGLE_ERR_STAT_EN,Single Bit Error Status Enable" "0: SINGLE_ERR_STAT_EN_0,1: SINGLE_ERR_STAT_EN_1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ERR_SIG_EN,Error Interrupt Enable Register"
|
|
hexmask.long 0x00 2.--31. 1. "Reserved1,Reserved"
|
|
bitfld.long 0x00 1. "MULTI_ERR_SIG_EN,Multiple Bits Error Interrupt Enable" "0: MULTI_ERR_SIG_EN_0,1: MULTI_ERR_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "SINGLE_ERR_SIG_EN,Single Bit Error Interrupt Enable" "0: SINGLE_ERR_SIG_EN_0,1: SINGLE_ERR_SIG_EN_1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ERR_DATA_INJ,Error Injection On Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On Write Data"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "ERR_ECC_INJ,Error Injection On ECC Code of Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_ECC_INJ,Error Injection On ECC Code of Write Data"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "SINGLE_ERR_ADDR,Single Error Address"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_ADDR,Single Error Address"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA,Single Error Read Data"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,Single Error Read Data"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "SINGLE_ERR_ECC,Single Error ECC Code"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_ECC,Single Error ECC code"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS,Single Error Bit Position"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,Single Error bit Position"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "SINGLE_ERR_BIT_FIELD,Single Error Bit Field"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "Reserved1,Reserved"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SINGLE_ERR_BIT_FIELD,Single Error Bit Field"
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "MULTI_ERR_ADDR,Multiple Error Address"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_ADDR,Multiple Error Address"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA,Multiple Error Read Data"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,Multiple Error Read Data"
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "MULTI_ERR_ECC,Multiple Error ECC code"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_ECC,Multiple Error ECC code"
|
|
rgroup.long 0x38++0x03
|
|
line.long 0x00 "MULTI_ERR_BIT_FIELD,Multiple Error Bit Field"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "Reserved1,Reserved"
|
|
hexmask.long.byte 0x00 0.--7. 1. "MULTI_ERR_BIT_FIELD,Multiple Error Bit Field"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR0,ECC Region 0 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR0,ECC Region 0 Base Address"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "ECC_END_ADDR0,ECC Region 0 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR0,ECC Region 0 End Address"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR1,ECC Region 1 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR1,ECC Region 1 Base Address"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "ECC_END_ADDR1,ECC Region 1 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR1,ECC Region 1 End Address"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR2,ECC Region 2 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR2,ECC Region 2 Base Address"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "ECC_END_ADDR2,ECC Region 2 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR2,ECC Region 2 End Address"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR3,ECC Region 3 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR3,ECC Region 3 Base Address"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "ECC_END_ADDR3,ECC Region 3 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR3,ECC Region 3 End Address"
|
|
tree.end
|
|
repeat.end
|
|
tree "XECC_SEMC"
|
|
base ad:0x40024000
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "ECC_CTRL,ECC Control Register"
|
|
bitfld.long 0x00 3. "SWAP_EN,Swap Data Enable" "0: SWAP_EN_0,1: SWAP_EN_1"
|
|
bitfld.long 0x00 2. "RECC_EN,Read ECC Function Enable" "0: RECC_EN_0,1: RECC_EN_1"
|
|
newline
|
|
bitfld.long 0x00 1. "WECC_EN,Write ECC Encode Function Enable" "0: WECC_EN_0,1: WECC_EN_1"
|
|
bitfld.long 0x00 0. "ECC_EN,ECC Function Enable" "0: ECC_EN_0,1: ECC_EN_1"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "ERR_STATUS,Error Interrupt Status Register"
|
|
hexmask.long 0x00 2.--31. 1. "Reserved1,Reserved"
|
|
eventfld.long 0x00 1. "MULTI_ERR,Multiple Bits Error" "0: Multiple bits error does not happen,1: Multiple bits error happens"
|
|
newline
|
|
eventfld.long 0x00 0. "SINGLE_ERR,Single Bit Error" "0: Single bit error does not happen,1: Single bit error happens"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "ERR_STAT_EN,Error Interrupt Status Enable Register"
|
|
hexmask.long 0x00 2.--31. 1. "Reserved1,Reserved"
|
|
bitfld.long 0x00 1. "MULIT_ERR_STAT_EN,Multiple Bits Error Status Enable" "0: MULIT_ERR_STAT_EN_0,1: MULIT_ERR_STAT_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "SINGLE_ERR_STAT_EN,Single Bit Error Status Enable" "0: SINGLE_ERR_STAT_EN_0,1: SINGLE_ERR_STAT_EN_1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "ERR_SIG_EN,Error Interrupt Enable Register"
|
|
hexmask.long 0x00 2.--31. 1. "Reserved1,Reserved"
|
|
bitfld.long 0x00 1. "MULTI_ERR_SIG_EN,Multiple Bits Error Interrupt Enable" "0: MULTI_ERR_SIG_EN_0,1: MULTI_ERR_SIG_EN_1"
|
|
newline
|
|
bitfld.long 0x00 0. "SINGLE_ERR_SIG_EN,Single Bit Error Interrupt Enable" "0: SINGLE_ERR_SIG_EN_0,1: SINGLE_ERR_SIG_EN_1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ERR_DATA_INJ,Error Injection On Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_DATA_INJ,Error Injection On Write Data"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "ERR_ECC_INJ,Error Injection On ECC Code of Write Data"
|
|
hexmask.long 0x00 0.--31. 1. "ERR_ECC_INJ,Error Injection On ECC Code of Write Data"
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "SINGLE_ERR_ADDR,Single Error Address"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_ADDR,Single Error Address"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SINGLE_ERR_DATA,Single Error Read Data"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_DATA,Single Error Read Data"
|
|
rgroup.long 0x20++0x03
|
|
line.long 0x00 "SINGLE_ERR_ECC,Single Error ECC Code"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_ECC,Single Error ECC code"
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "SINGLE_ERR_POS,Single Error Bit Position"
|
|
hexmask.long 0x00 0.--31. 1. "SINGLE_ERR_POS,Single Error bit Position"
|
|
rgroup.long 0x28++0x03
|
|
line.long 0x00 "SINGLE_ERR_BIT_FIELD,Single Error Bit Field"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "Reserved1,Reserved"
|
|
hexmask.long.byte 0x00 0.--7. 1. "SINGLE_ERR_BIT_FIELD,Single Error Bit Field"
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "MULTI_ERR_ADDR,Multiple Error Address"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_ADDR,Multiple Error Address"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "MULTI_ERR_DATA,Multiple Error Read Data"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_DATA,Multiple Error Read Data"
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "MULTI_ERR_ECC,Multiple Error ECC code"
|
|
hexmask.long 0x00 0.--31. 1. "MULTI_ERR_ECC,Multiple Error ECC code"
|
|
rgroup.long 0x38++0x03
|
|
line.long 0x00 "MULTI_ERR_BIT_FIELD,Multiple Error Bit Field"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. "Reserved1,Reserved"
|
|
hexmask.long.byte 0x00 0.--7. 1. "MULTI_ERR_BIT_FIELD,Multiple Error Bit Field"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR0,ECC Region 0 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR0,ECC Region 0 Base Address"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "ECC_END_ADDR0,ECC Region 0 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR0,ECC Region 0 End Address"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR1,ECC Region 1 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR1,ECC Region 1 Base Address"
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "ECC_END_ADDR1,ECC Region 1 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR1,ECC Region 1 End Address"
|
|
group.long 0x4C++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR2,ECC Region 2 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR2,ECC Region 2 Base Address"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "ECC_END_ADDR2,ECC Region 2 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR2,ECC Region 2 End Address"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "ECC_BASE_ADDR3,ECC Region 3 Base Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_BASE_ADDR3,ECC Region 3 Base Address"
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "ECC_END_ADDR3,ECC Region 3 End Address"
|
|
hexmask.long 0x00 0.--31. 1. "ECC_END_ADDR3,ECC Region 3 End Address"
|
|
tree.end
|
|
tree.end
|
|
tree "XRDC2 (Extended Resource Domain Controller 2)"
|
|
repeat 2. (list 0. 1.) (list ad:0x40CE0000 ad:0x40CD0000)
|
|
tree "XRDC2_D$1"
|
|
base $2
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "MCR,Module Control Register"
|
|
bitfld.long 0x00 4.--5. "GCL,Global Configuration Lock" "0: Lock disabled registers can be written by any..,1: Lock disabled until the next reset registers..,2: Lock enabled only the global configuration..,3: Lock enabled all registers are read only.."
|
|
bitfld.long 0x00 1. "GVLDC,Global Valid Access Control" "0: Access controls are disabled XRDC2 allows all..,1: Access controls are enabled"
|
|
bitfld.long 0x00 0. "GVLDM,Global Valid MDAC" "0: MDACs are disabled,1: MDACs are enabled"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "SR,Status Register"
|
|
bitfld.long 0x00 8.--11. "GCLO,Global Configuration Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. "HRL,Hardware Revision Level" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--3. "DIN,Domain Identifier Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
repeat 128. (increment 0 1)(increment 0 0x08)
|
|
tree "msci_msac_wk[$1]"
|
|
group.long ($2+0x1000)++0x03
|
|
line.long 0x00 "MSC_MSAC_W0,Memory Slot Access Control"
|
|
rbitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x1004)++0x03
|
|
line.long 0x00 "MSC_MSAC_W1,Memory Slot Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MSAC assignment is invalid,1: The MSAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
repeat.end
|
|
repeat 32. (increment 0 1)(increment 0 0x1100)
|
|
tree "mdaci[$1]"
|
|
tree "mdaci_mdaj[0]"
|
|
group.long ($2+0x2000)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2004)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[1]"
|
|
group.long ($2+0x2008)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x200C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[2]"
|
|
group.long ($2+0x2010)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2014)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[3]"
|
|
group.long ($2+0x2018)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x201C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[4]"
|
|
group.long ($2+0x2020)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2024)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[5]"
|
|
group.long ($2+0x2028)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x202C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[6]"
|
|
group.long ($2+0x2030)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2034)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[7]"
|
|
group.long ($2+0x2038)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x203C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[8]"
|
|
group.long ($2+0x2040)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2044)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[9]"
|
|
group.long ($2+0x2048)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x204C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[10]"
|
|
group.long ($2+0x2050)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2054)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[11]"
|
|
group.long ($2+0x2058)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x205C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[12]"
|
|
group.long ($2+0x2060)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2064)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[13]"
|
|
group.long ($2+0x2068)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x206C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[14]"
|
|
group.long ($2+0x2070)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2074)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[15]"
|
|
group.long ($2+0x2078)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x207C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[16]"
|
|
group.long ($2+0x2080)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2084)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[17]"
|
|
group.long ($2+0x2088)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x208C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[18]"
|
|
group.long ($2+0x2090)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x2094)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[19]"
|
|
group.long ($2+0x2098)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x209C)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[20]"
|
|
group.long ($2+0x20A0)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20A4)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[21]"
|
|
group.long ($2+0x20A8)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20AC)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[22]"
|
|
group.long ($2+0x20B0)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20B4)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[23]"
|
|
group.long ($2+0x20B8)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20BC)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[24]"
|
|
group.long ($2+0x20C0)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20C4)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[25]"
|
|
group.long ($2+0x20C8)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20CC)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[26]"
|
|
group.long ($2+0x20D0)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20D4)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[27]"
|
|
group.long ($2+0x20D8)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20DC)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[28]"
|
|
group.long ($2+0x20E0)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20E4)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[29]"
|
|
group.long ($2+0x20E8)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20EC)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[30]"
|
|
group.long ($2+0x20F0)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20F4)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree "mdaci_mdaj[31]"
|
|
group.long ($2+0x20F8)++0x03
|
|
line.long 0x00 "MDAC_MDA_W0,Master Domain Assignment"
|
|
hexmask.long.word 0x00 16.--31. 1. "MATCH,Match"
|
|
hexmask.long.word 0x00 0.--15. 1. "MASK,Mask"
|
|
group.long ($2+0x20FC)++0x03
|
|
line.long 0x00 "MDAC_MDA_W1,Master Domain Assignment"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MDA is invalid,1: The MDA is valid"
|
|
bitfld.long 0x00 30. "DL,Descriptor Lock" "0: Lock disabled registers can be written,1: Lock enabled registers are read-only until.."
|
|
newline
|
|
bitfld.long 0x00 26.--27. "SA,Secure attribute" "0: Use the bus master's secure/nonsecure..,1: Use the bus master's secure/nonsecure..,2: Force the bus attribute for this master to..,3: Force the bus attribute for this master to.."
|
|
bitfld.long 0x00 24.--25. "PA,Privileged attribute" "0: Use the bus master's privileged/user..,1: Use the bus master's privileged/user..,2: Force the bus attribute for this master to user,3: Force the bus attribute for this master to.."
|
|
newline
|
|
bitfld.long 0x00 16.--19. "DID,Domain Identifier" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
tree.end
|
|
tree.end
|
|
repeat.end
|
|
repeat 8. (increment 0 1)(increment 0 0x3800)
|
|
tree "paci[$1]"
|
|
tree "paci_pdacj[0]"
|
|
group.long ($2+0x4000)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4004)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[1]"
|
|
group.long ($2+0x4008)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x400C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[2]"
|
|
group.long ($2+0x4010)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4014)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[3]"
|
|
group.long ($2+0x4018)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x401C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[4]"
|
|
group.long ($2+0x4020)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4024)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[5]"
|
|
group.long ($2+0x4028)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x402C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[6]"
|
|
group.long ($2+0x4030)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4034)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[7]"
|
|
group.long ($2+0x4038)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x403C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[8]"
|
|
group.long ($2+0x4040)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4044)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[9]"
|
|
group.long ($2+0x4048)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x404C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[10]"
|
|
group.long ($2+0x4050)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4054)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[11]"
|
|
group.long ($2+0x4058)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x405C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[12]"
|
|
group.long ($2+0x4060)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4064)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[13]"
|
|
group.long ($2+0x4068)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x406C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[14]"
|
|
group.long ($2+0x4070)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4074)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[15]"
|
|
group.long ($2+0x4078)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x407C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[16]"
|
|
group.long ($2+0x4080)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4084)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[17]"
|
|
group.long ($2+0x4088)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x408C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[18]"
|
|
group.long ($2+0x4090)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4094)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[19]"
|
|
group.long ($2+0x4098)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x409C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[20]"
|
|
group.long ($2+0x40A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[21]"
|
|
group.long ($2+0x40A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[22]"
|
|
group.long ($2+0x40B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[23]"
|
|
group.long ($2+0x40B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[24]"
|
|
group.long ($2+0x40C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[25]"
|
|
group.long ($2+0x40C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[26]"
|
|
group.long ($2+0x40D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[27]"
|
|
group.long ($2+0x40D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[28]"
|
|
group.long ($2+0x40E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[29]"
|
|
group.long ($2+0x40E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[30]"
|
|
group.long ($2+0x40F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[31]"
|
|
group.long ($2+0x40F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x40FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[32]"
|
|
group.long ($2+0x4100)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4104)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[33]"
|
|
group.long ($2+0x4108)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x410C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[34]"
|
|
group.long ($2+0x4110)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4114)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[35]"
|
|
group.long ($2+0x4118)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x411C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[36]"
|
|
group.long ($2+0x4120)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4124)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[37]"
|
|
group.long ($2+0x4128)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x412C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[38]"
|
|
group.long ($2+0x4130)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4134)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[39]"
|
|
group.long ($2+0x4138)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x413C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[40]"
|
|
group.long ($2+0x4140)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4144)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[41]"
|
|
group.long ($2+0x4148)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x414C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[42]"
|
|
group.long ($2+0x4150)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4154)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[43]"
|
|
group.long ($2+0x4158)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x415C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[44]"
|
|
group.long ($2+0x4160)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4164)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[45]"
|
|
group.long ($2+0x4168)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x416C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[46]"
|
|
group.long ($2+0x4170)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4174)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[47]"
|
|
group.long ($2+0x4178)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x417C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[48]"
|
|
group.long ($2+0x4180)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4184)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[49]"
|
|
group.long ($2+0x4188)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x418C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[50]"
|
|
group.long ($2+0x4190)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4194)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[51]"
|
|
group.long ($2+0x4198)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x419C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[52]"
|
|
group.long ($2+0x41A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[53]"
|
|
group.long ($2+0x41A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[54]"
|
|
group.long ($2+0x41B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[55]"
|
|
group.long ($2+0x41B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[56]"
|
|
group.long ($2+0x41C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[57]"
|
|
group.long ($2+0x41C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[58]"
|
|
group.long ($2+0x41D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[59]"
|
|
group.long ($2+0x41D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[60]"
|
|
group.long ($2+0x41E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[61]"
|
|
group.long ($2+0x41E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[62]"
|
|
group.long ($2+0x41F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[63]"
|
|
group.long ($2+0x41F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x41FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[64]"
|
|
group.long ($2+0x4200)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4204)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[65]"
|
|
group.long ($2+0x4208)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x420C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[66]"
|
|
group.long ($2+0x4210)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4214)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[67]"
|
|
group.long ($2+0x4218)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x421C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[68]"
|
|
group.long ($2+0x4220)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4224)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[69]"
|
|
group.long ($2+0x4228)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x422C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[70]"
|
|
group.long ($2+0x4230)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4234)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[71]"
|
|
group.long ($2+0x4238)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x423C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[72]"
|
|
group.long ($2+0x4240)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4244)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[73]"
|
|
group.long ($2+0x4248)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x424C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[74]"
|
|
group.long ($2+0x4250)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4254)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[75]"
|
|
group.long ($2+0x4258)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x425C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[76]"
|
|
group.long ($2+0x4260)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4264)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[77]"
|
|
group.long ($2+0x4268)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x426C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[78]"
|
|
group.long ($2+0x4270)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4274)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[79]"
|
|
group.long ($2+0x4278)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x427C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[80]"
|
|
group.long ($2+0x4280)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4284)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[81]"
|
|
group.long ($2+0x4288)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x428C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[82]"
|
|
group.long ($2+0x4290)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4294)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[83]"
|
|
group.long ($2+0x4298)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x429C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[84]"
|
|
group.long ($2+0x42A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[85]"
|
|
group.long ($2+0x42A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[86]"
|
|
group.long ($2+0x42B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[87]"
|
|
group.long ($2+0x42B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[88]"
|
|
group.long ($2+0x42C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[89]"
|
|
group.long ($2+0x42C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[90]"
|
|
group.long ($2+0x42D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[91]"
|
|
group.long ($2+0x42D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[92]"
|
|
group.long ($2+0x42E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[93]"
|
|
group.long ($2+0x42E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[94]"
|
|
group.long ($2+0x42F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[95]"
|
|
group.long ($2+0x42F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x42FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[96]"
|
|
group.long ($2+0x4300)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4304)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[97]"
|
|
group.long ($2+0x4308)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x430C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[98]"
|
|
group.long ($2+0x4310)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4314)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[99]"
|
|
group.long ($2+0x4318)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x431C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[100]"
|
|
group.long ($2+0x4320)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4324)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[101]"
|
|
group.long ($2+0x4328)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x432C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[102]"
|
|
group.long ($2+0x4330)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4334)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[103]"
|
|
group.long ($2+0x4338)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x433C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[104]"
|
|
group.long ($2+0x4340)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4344)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[105]"
|
|
group.long ($2+0x4348)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x434C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[106]"
|
|
group.long ($2+0x4350)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4354)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[107]"
|
|
group.long ($2+0x4358)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x435C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[108]"
|
|
group.long ($2+0x4360)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4364)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[109]"
|
|
group.long ($2+0x4368)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x436C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[110]"
|
|
group.long ($2+0x4370)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4374)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[111]"
|
|
group.long ($2+0x4378)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x437C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[112]"
|
|
group.long ($2+0x4380)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4384)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[113]"
|
|
group.long ($2+0x4388)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x438C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[114]"
|
|
group.long ($2+0x4390)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4394)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[115]"
|
|
group.long ($2+0x4398)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x439C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[116]"
|
|
group.long ($2+0x43A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[117]"
|
|
group.long ($2+0x43A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[118]"
|
|
group.long ($2+0x43B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[119]"
|
|
group.long ($2+0x43B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[120]"
|
|
group.long ($2+0x43C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[121]"
|
|
group.long ($2+0x43C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[122]"
|
|
group.long ($2+0x43D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[123]"
|
|
group.long ($2+0x43D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[124]"
|
|
group.long ($2+0x43E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[125]"
|
|
group.long ($2+0x43E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[126]"
|
|
group.long ($2+0x43F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[127]"
|
|
group.long ($2+0x43F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x43FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[128]"
|
|
group.long ($2+0x4400)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4404)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[129]"
|
|
group.long ($2+0x4408)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x440C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[130]"
|
|
group.long ($2+0x4410)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4414)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[131]"
|
|
group.long ($2+0x4418)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x441C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[132]"
|
|
group.long ($2+0x4420)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4424)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[133]"
|
|
group.long ($2+0x4428)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x442C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[134]"
|
|
group.long ($2+0x4430)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4434)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[135]"
|
|
group.long ($2+0x4438)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x443C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[136]"
|
|
group.long ($2+0x4440)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4444)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[137]"
|
|
group.long ($2+0x4448)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x444C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[138]"
|
|
group.long ($2+0x4450)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4454)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[139]"
|
|
group.long ($2+0x4458)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x445C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[140]"
|
|
group.long ($2+0x4460)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4464)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[141]"
|
|
group.long ($2+0x4468)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x446C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[142]"
|
|
group.long ($2+0x4470)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4474)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[143]"
|
|
group.long ($2+0x4478)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x447C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[144]"
|
|
group.long ($2+0x4480)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4484)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[145]"
|
|
group.long ($2+0x4488)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x448C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[146]"
|
|
group.long ($2+0x4490)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4494)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[147]"
|
|
group.long ($2+0x4498)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x449C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[148]"
|
|
group.long ($2+0x44A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[149]"
|
|
group.long ($2+0x44A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[150]"
|
|
group.long ($2+0x44B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[151]"
|
|
group.long ($2+0x44B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[152]"
|
|
group.long ($2+0x44C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[153]"
|
|
group.long ($2+0x44C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[154]"
|
|
group.long ($2+0x44D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[155]"
|
|
group.long ($2+0x44D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[156]"
|
|
group.long ($2+0x44E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[157]"
|
|
group.long ($2+0x44E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[158]"
|
|
group.long ($2+0x44F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[159]"
|
|
group.long ($2+0x44F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x44FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[160]"
|
|
group.long ($2+0x4500)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4504)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[161]"
|
|
group.long ($2+0x4508)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x450C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[162]"
|
|
group.long ($2+0x4510)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4514)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[163]"
|
|
group.long ($2+0x4518)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x451C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[164]"
|
|
group.long ($2+0x4520)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4524)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[165]"
|
|
group.long ($2+0x4528)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x452C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[166]"
|
|
group.long ($2+0x4530)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4534)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[167]"
|
|
group.long ($2+0x4538)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x453C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[168]"
|
|
group.long ($2+0x4540)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4544)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[169]"
|
|
group.long ($2+0x4548)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x454C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[170]"
|
|
group.long ($2+0x4550)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4554)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[171]"
|
|
group.long ($2+0x4558)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x455C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[172]"
|
|
group.long ($2+0x4560)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4564)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[173]"
|
|
group.long ($2+0x4568)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x456C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[174]"
|
|
group.long ($2+0x4570)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4574)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[175]"
|
|
group.long ($2+0x4578)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x457C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[176]"
|
|
group.long ($2+0x4580)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4584)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[177]"
|
|
group.long ($2+0x4588)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x458C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[178]"
|
|
group.long ($2+0x4590)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4594)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[179]"
|
|
group.long ($2+0x4598)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x459C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[180]"
|
|
group.long ($2+0x45A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[181]"
|
|
group.long ($2+0x45A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[182]"
|
|
group.long ($2+0x45B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[183]"
|
|
group.long ($2+0x45B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[184]"
|
|
group.long ($2+0x45C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[185]"
|
|
group.long ($2+0x45C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[186]"
|
|
group.long ($2+0x45D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[187]"
|
|
group.long ($2+0x45D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[188]"
|
|
group.long ($2+0x45E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[189]"
|
|
group.long ($2+0x45E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[190]"
|
|
group.long ($2+0x45F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[191]"
|
|
group.long ($2+0x45F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x45FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[192]"
|
|
group.long ($2+0x4600)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4604)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[193]"
|
|
group.long ($2+0x4608)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x460C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[194]"
|
|
group.long ($2+0x4610)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4614)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[195]"
|
|
group.long ($2+0x4618)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x461C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[196]"
|
|
group.long ($2+0x4620)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4624)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[197]"
|
|
group.long ($2+0x4628)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x462C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[198]"
|
|
group.long ($2+0x4630)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4634)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[199]"
|
|
group.long ($2+0x4638)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x463C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[200]"
|
|
group.long ($2+0x4640)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4644)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[201]"
|
|
group.long ($2+0x4648)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x464C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[202]"
|
|
group.long ($2+0x4650)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4654)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[203]"
|
|
group.long ($2+0x4658)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x465C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[204]"
|
|
group.long ($2+0x4660)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4664)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[205]"
|
|
group.long ($2+0x4668)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x466C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[206]"
|
|
group.long ($2+0x4670)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4674)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[207]"
|
|
group.long ($2+0x4678)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x467C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[208]"
|
|
group.long ($2+0x4680)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4684)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[209]"
|
|
group.long ($2+0x4688)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x468C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[210]"
|
|
group.long ($2+0x4690)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4694)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[211]"
|
|
group.long ($2+0x4698)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x469C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[212]"
|
|
group.long ($2+0x46A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[213]"
|
|
group.long ($2+0x46A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[214]"
|
|
group.long ($2+0x46B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[215]"
|
|
group.long ($2+0x46B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[216]"
|
|
group.long ($2+0x46C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[217]"
|
|
group.long ($2+0x46C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[218]"
|
|
group.long ($2+0x46D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[219]"
|
|
group.long ($2+0x46D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[220]"
|
|
group.long ($2+0x46E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[221]"
|
|
group.long ($2+0x46E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[222]"
|
|
group.long ($2+0x46F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[223]"
|
|
group.long ($2+0x46F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x46FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[224]"
|
|
group.long ($2+0x4700)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4704)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[225]"
|
|
group.long ($2+0x4708)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x470C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[226]"
|
|
group.long ($2+0x4710)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4714)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[227]"
|
|
group.long ($2+0x4718)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x471C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[228]"
|
|
group.long ($2+0x4720)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4724)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[229]"
|
|
group.long ($2+0x4728)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x472C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[230]"
|
|
group.long ($2+0x4730)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4734)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[231]"
|
|
group.long ($2+0x4738)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x473C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[232]"
|
|
group.long ($2+0x4740)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4744)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[233]"
|
|
group.long ($2+0x4748)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x474C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[234]"
|
|
group.long ($2+0x4750)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4754)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[235]"
|
|
group.long ($2+0x4758)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x475C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[236]"
|
|
group.long ($2+0x4760)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4764)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[237]"
|
|
group.long ($2+0x4768)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x476C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[238]"
|
|
group.long ($2+0x4770)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4774)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[239]"
|
|
group.long ($2+0x4778)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x477C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[240]"
|
|
group.long ($2+0x4780)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4784)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[241]"
|
|
group.long ($2+0x4788)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x478C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[242]"
|
|
group.long ($2+0x4790)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x4794)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[243]"
|
|
group.long ($2+0x4798)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x479C)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[244]"
|
|
group.long ($2+0x47A0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47A4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[245]"
|
|
group.long ($2+0x47A8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47AC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[246]"
|
|
group.long ($2+0x47B0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47B4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[247]"
|
|
group.long ($2+0x47B8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47BC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[248]"
|
|
group.long ($2+0x47C0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47C4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[249]"
|
|
group.long ($2+0x47C8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47CC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[250]"
|
|
group.long ($2+0x47D0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47D4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[251]"
|
|
group.long ($2+0x47D8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47DC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[252]"
|
|
group.long ($2+0x47E0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47E4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[253]"
|
|
group.long ($2+0x47E8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47EC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[254]"
|
|
group.long ($2+0x47F0)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47F4)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "paci_pdacj[255]"
|
|
group.long ($2+0x47F8)++0x03
|
|
line.long 0x00 "PAC_PDAC_W0,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x47FC)++0x03
|
|
line.long 0x00 "PAC_PDAC_W1,Peripheral Domain Access Control"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The PDAC assignment is invalid,1: The PDAC assignment is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree.end
|
|
repeat.end
|
|
repeat 32. (increment 0 1)(increment 0 0x7400)
|
|
tree "mrci[$1]"
|
|
tree "mrci_mrgdj[0]"
|
|
group.long ($2+0x8000)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8004)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8008)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x800C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8014)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8018)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[1]"
|
|
group.long ($2+0x8020)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8024)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8028)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x802C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8034)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8038)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[2]"
|
|
group.long ($2+0x8040)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8044)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8048)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x804C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8054)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8058)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[3]"
|
|
group.long ($2+0x8060)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8064)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8068)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x806C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8074)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8078)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[4]"
|
|
group.long ($2+0x8080)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8084)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8088)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x808C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8094)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8098)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[5]"
|
|
group.long ($2+0x80A0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x80A4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x80A8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x80AC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x80B4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x80B8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[6]"
|
|
group.long ($2+0x80C0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x80C4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x80C8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x80CC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x80D4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x80D8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[7]"
|
|
group.long ($2+0x80E0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x80E4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x80E8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x80EC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x80F4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x80F8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[8]"
|
|
group.long ($2+0x8100)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8104)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8108)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x810C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8114)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8118)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[9]"
|
|
group.long ($2+0x8120)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8124)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8128)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x812C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8134)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8138)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[10]"
|
|
group.long ($2+0x8140)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8144)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8148)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x814C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8154)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8158)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[11]"
|
|
group.long ($2+0x8160)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8164)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8168)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x816C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8174)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8178)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[12]"
|
|
group.long ($2+0x8180)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8184)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8188)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x818C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8194)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8198)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[13]"
|
|
group.long ($2+0x81A0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x81A4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x81A8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x81AC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x81B4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x81B8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[14]"
|
|
group.long ($2+0x81C0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x81C4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x81C8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x81CC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x81D4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x81D8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[15]"
|
|
group.long ($2+0x81E0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x81E4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x81E8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x81EC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x81F4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x81F8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[16]"
|
|
group.long ($2+0x8200)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8204)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8208)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x820C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8214)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8218)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[17]"
|
|
group.long ($2+0x8220)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8224)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8228)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x822C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8234)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8238)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[18]"
|
|
group.long ($2+0x8240)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8244)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8248)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x824C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8254)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8258)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[19]"
|
|
group.long ($2+0x8260)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8264)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8268)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x826C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8274)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8278)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[20]"
|
|
group.long ($2+0x8280)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8284)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8288)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x828C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8294)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8298)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[21]"
|
|
group.long ($2+0x82A0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x82A4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x82A8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x82AC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x82B4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x82B8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[22]"
|
|
group.long ($2+0x82C0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x82C4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x82C8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x82CC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x82D4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x82D8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[23]"
|
|
group.long ($2+0x82E0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x82E4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x82E8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x82EC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x82F4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x82F8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[24]"
|
|
group.long ($2+0x8300)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8304)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8308)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x830C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8314)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8318)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[25]"
|
|
group.long ($2+0x8320)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8324)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8328)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x832C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8334)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8338)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[26]"
|
|
group.long ($2+0x8340)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8344)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8348)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x834C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8354)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8358)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[27]"
|
|
group.long ($2+0x8360)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8364)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8368)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x836C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8374)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8378)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[28]"
|
|
group.long ($2+0x8380)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x8384)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8388)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x838C)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x8394)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x8398)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[29]"
|
|
group.long ($2+0x83A0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x83A4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x83A8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x83AC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x83B4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x83B8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[30]"
|
|
group.long ($2+0x83C0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x83C4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x83C8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x83CC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x83D4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x83D8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "mrci_mrgdj[31]"
|
|
group.long ($2+0x83E0)++0x03
|
|
line.long 0x00 "MRC_MRGD_W0,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "SRTADDR,Start Address"
|
|
group.long ($2+0x83E4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W1,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "SRTADDR,Start Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x83E8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W2,Memory Region Descriptor"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. "ENDADDR,End Address"
|
|
group.long ($2+0x83EC)++0x03
|
|
line.long 0x00 "MRC_MRGD_W3,Memory Region Descriptor"
|
|
bitfld.long 0x00 0.--3. "ENDADDR,End Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long ($2+0x83F4)++0x03
|
|
line.long 0x00 "MRC_MRGD_W5,Memory Region Descriptor"
|
|
bitfld.long 0x00 24.--27. "EALO,Exclusive Access Lock Owner" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 21.--23. "D7ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D6ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D5ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D4ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D3ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D2ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D1ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D0ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
group.long ($2+0x83F8)++0x03
|
|
line.long 0x00 "MRC_MRGD_W6,Memory Region Descriptor"
|
|
bitfld.long 0x00 31. "VLD,Valid" "0: The MRGD is invalid,1: The MRGD is valid"
|
|
bitfld.long 0x00 29.--30. "DL2,Descriptor Lock" "0: Lock disabled descriptor registers can be..,1: Lock disabled until the next reset descriptor..,2: Lock enabled only domain x can only update..,3: Lock enabled descriptor registers are.."
|
|
newline
|
|
bitfld.long 0x00 24.--25. "EAL,Exclusive Access Lock" "0: Lock disabled,1: Lock disabled until next reset,2: Lock enabled lock state = available,3: Lock enabled lock state = not available"
|
|
bitfld.long 0x00 21.--23. "D15ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 18.--20. "D14ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 15.--17. "D13ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 12.--14. "D12ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 9.--11. "D11ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 6.--8. "D10ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 3.--5. "D9ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x00 0.--2. "D8ACP,Domain x access control policy" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
repeat.end
|
|
tree.end
|
|
autoindent.off
|
|
newline
|