/*******************************************************************************
 * Copyright (c) 2018-2021 Renesas Electronics Corporation. All rights reserved.
 *
 *     RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY
 *
 * This software is provided as reference/sample code under the license
 * agreement between Renesas Electronics Corporation and licensee (the
 * "License Agreement") and shall be treated as specified in the License
 * Agreement.
 * These instructions, statements, and software are the confidential
 * information of Renesas Electronics Corporation. They must be used and
 * modified solely for the purpose for which it was furnished by Renesas
 * Electronics Corporation. All or part of these instructions, statements and
 * software must not be reproduced nor disclosed to any third party in any
 * form, unless permitted by the License Agreement.
 *
 * THIS SOFTWARE IS PROVIDED BY RENESAS ELEOCTRONICS CORPORATION "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
 * SATISFACTORY QUALITY, ACCURACY, TITLE AND NON-INFRINGEMENT ARE DISCLAIMED.
 * IN NO EVENT SHALL RENESAS ELECTRONICS CORPORATION BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
 * DAMAGE.
 ******************************************************************************/

/*******************************************************************************
 * DESCRIPTION   : RST register header
 ******************************************************************************/

#ifndef RST_REGISTER_H_
#define RST_REGISTER_H_

#include <remap_register.h>

#define RST_BASE            (BASE_RESET_ADDR)   /* 0xE6160000 */
#define RST_WDTRSTCR        (RST_BASE + 0x0054U)
#define RST_CR7BAR          (RST_BASE + 0x0070U)
#define RST_CR7BAR2         (RST_BASE + 0x0074U)
#define RST_CR7BAR_BAREN    ((uint32_t)1U << 4U)
#define RST_CR7BAR2_VLD     ((uint32_t)1U << 0U)

#define RST_ICUMXBAR        (RST_BASE + 0x0078U)
#define RST_ICUMXBAR_BAREN  ((uint32_t)1U << 4U)

#define RST_MODEMR          (RST_BASE + 0x0060U)    /* Mode pin register            */
#define RST_CA53RESCNT      (RST_BASE + 0x0044U)    /* Reset control register for A53   */
#define RST_CA53CPU0BARL    (RST_BASE + 0x0084U)
#define RST_CA53CPU0BARH    (RST_BASE + 0x0080U)

#endif /* RST_REGISTER_H_ */
