4605 lines
317 KiB
Plaintext
4605 lines
317 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: TLE985x On-Chip Peripherals
|
|
; @Props: Released
|
|
; @Author: KWI, ADR, DAB, NEJ
|
|
; @Changelog: 2020-03-10 KWI
|
|
; 2022-01-24 DAB
|
|
; 2024-01-15 NEJ
|
|
; @Manufacturer: INFINEON - Infineon Technologies AG
|
|
; @Doc: Generated (TRACE32, build: 165992.), based on:
|
|
; TLE985x_fixed.svd (Ver. 1.6)
|
|
; @Core: Cortex-M0
|
|
; @Chip: TLE9850QX, TLE9851QXW, TLE9852QX, TLE9853QX,
|
|
; TLE9854QX, TLE9854QXW, TLE9855QX
|
|
; @Copyright: (C) 1989-2024 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: pertle985x.per 17353 2024-01-19 12:48:12Z kwisniewski $
|
|
|
|
AUTOINDENT.ON CENTER TREE
|
|
ENUMDELIMITER ","
|
|
base ad:0x0
|
|
tree.close "Core Registers (Cortex-M0)"
|
|
AUTOINDENT.PUSH
|
|
AUTOINDENT.OFF
|
|
tree "System Control"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 0x8
|
|
if (CORENAME()=="CORTEXM1")
|
|
group.long 0x10++0x0b
|
|
line.long 0x00 "STCSR,SysTick Control and Status Register"
|
|
bitfld.long 0x00 16. " COUNTFLAG ,Returns 1 if timer counted to 0" "0,1"
|
|
bitfld.long 0x00 2. " CLKSOURCE ,Always reads as one" "No effect,Processor clock"
|
|
textline " "
|
|
bitfld.long 0x00 1. " TICKINT ,Counting down to 0 " "No SysTick,SysTick"
|
|
bitfld.long 0x00 0. " ENABLE ,Counter enable" "Disabled,Enabled"
|
|
line.long 0x04 "STRVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x04 0.--23. 1. " RELOAD ,Value to load into the STCVR when the counter reaches 0"
|
|
line.long 0x08 "STCVR,SysTick Current Value Register"
|
|
hexmask.long.tbyte 0x08 0.--23. 1. " CURRENT ,Reads return the current value of the SysTick counter"
|
|
else
|
|
group.long 0x10++0x0b
|
|
line.long 0x00 "STCSR,SysTick Control and Status Register"
|
|
bitfld.long 0x00 16. " COUNTFLAG ,Returns 1 if timer counted to 0" "0,1"
|
|
bitfld.long 0x00 2. " CLKSOURCE ,Always reads as one" "External clock,Processor clock"
|
|
textline " "
|
|
bitfld.long 0x00 1. " TICKINT ,Counting down to 0 " "No SysTick,SysTick"
|
|
bitfld.long 0x00 0. " ENABLE ,Counter enable" "Disabled,Enabled"
|
|
line.long 0x04 "STRVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x04 0.--23. 1. " RELOAD ,Value to load into the STCVR when the counter reaches 0"
|
|
line.long 0x08 "STCVR,SysTick Current Value Register"
|
|
hexmask.long.tbyte 0x08 0.--23. 1. " CURRENT ,Reads return the current value of the SysTick counter"
|
|
endif
|
|
if (CORENAME()=="CORTEXM1")
|
|
rgroup.long 0x1c++0x03
|
|
line.long 0x00 "STCR,SysTick Calibration Value Register"
|
|
bitfld.long 0x00 31. " NOREF ,Reads as one" "0,1"
|
|
bitfld.long 0x00 30. " SKEW ,Reads as zero" "0,1"
|
|
textline " "
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " TENMS ,Indicates calibration value is not known"
|
|
else
|
|
rgroup.long 0x1c++0x03
|
|
line.long 0x00 "STCR,SysTick Calibration Value Register"
|
|
bitfld.long 0x00 31. " NOREF ,Indicates whether the IMPL_DEF reference clock is provided" "Implemented,Not implemented"
|
|
bitfld.long 0x00 30. " SKEW ,Indicates whether the 10ms calibration value is exact" "Exact,Inexact"
|
|
textline " "
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " TENMS ,Holds a reload value to be used for 10ms (100Hz) timing subject to system clock skew errors"
|
|
endif
|
|
rgroup.long 0xd00++0x03
|
|
line.long 0x00 "CPUID,CPU ID Base Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " IMPLEMENTER ,Implementer code"
|
|
hexmask.long.byte 0x00 20.--23. 1. " VARIANT ,Implementation defined variant number"
|
|
textline " "
|
|
hexmask.long.byte 0x00 4.--15. 1. " PARTNO ,Number of processor within family"
|
|
hexmask.long.byte 0x00 0.--3. 1. " REVISION ,Implementation defined revision number"
|
|
group.long 0xd04++0x03
|
|
line.long 0x00 "ICSR,Interrupt Control State Register"
|
|
bitfld.long 0x00 31. " NMIPENDSET ,Setting this bit will activate an NMI" "No effect,Set pending"
|
|
bitfld.long 0x00 28. " PENDSVSET ,Set a pending PendSV interrupt" "No effect,Set pending"
|
|
textline " "
|
|
bitfld.long 0x00 27. " PENDSVCLR ,Clear a pending PendSV interrupt" "No effect,Clear pending"
|
|
bitfld.long 0x00 26. " PENDSTSET ,Set a pending SysTick" "No effect,Set pending"
|
|
textline " "
|
|
bitfld.long 0x00 25. " PENDSVCLR ,Clear a pending SysTick" "No effect,Clear pending"
|
|
bitfld.long 0x00 23. " ISRPREEMPT ,Pending exception service" "No service,Service"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ISRPENDING ,External interrupt pending flag" "No interrupt,Interrupt"
|
|
hexmask.long.byte 0x00 12.--17. 1. " VECTPENDING ,Active exception number field"
|
|
textline " "
|
|
hexmask.long.byte 0x00 0.--5. 1. " VECTACTIVET ,Active exception number field"
|
|
if (CORENAME()=="CORTEXM0+")
|
|
group.long 0xd08++0x03
|
|
line.long 0x00 "VTOR,Vector Table Offset Register"
|
|
hexmask.long 0x00 7.--31. 0x80 " TBLOFF ,Vector table address"
|
|
else
|
|
textline " "
|
|
endif
|
|
group.long 0xd0c++0x03
|
|
line.long 0x00 "AIRCR,Application Interrupt and Reset Control Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " VECTKEY ,Vector Key"
|
|
bitfld.long 0x00 15. " ENDIANNESS ,Data endianness bit" "Little-endian,Big-endian"
|
|
textline " "
|
|
bitfld.long 0x00 2. " SYSRESETREQ ,System reset setup request" "No effect,Reset"
|
|
bitfld.long 0x00 1. " VECTCLRACTIVE ,Clears all active state information" "No clear,Clear"
|
|
group.long 0xd10++0x03
|
|
line.long 0x00 "SCR,System Control Register"
|
|
bitfld.long 0x00 4. " SEVONPEND ,Determines whether an interrupt transition from inactive state to pending state is a wakeup event" "Not wakeup,Wakeup"
|
|
bitfld.long 0x00 2. " SLEEPDEEP ,Provides a qualifying hint indicating that waking from sleep might take longer" "Not deep sleep,Deep sleep"
|
|
textline " "
|
|
bitfld.long 0x00 1. " SLEEPONEXIT ,Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state" "Disabled,Enabled"
|
|
rgroup.long 0xd14++0x03
|
|
line.long 0x00 "CCR,Configuration and Control Register"
|
|
bitfld.long 0x00 9. " STKALIGN ,Indicates whether on exception entry all exceptions are entered with 8-byte stack alignment and the context to restore it is saved" "Reserved,Aligned"
|
|
bitfld.long 0x00 3. " UNALIGN_TRP ,Indicates that all unaligned accesses results in a Hard Fault" "Reserved,Trapped"
|
|
group.long 0xd1c++0x0b
|
|
line.long 0x00 "SHPR2,System Handler Priority Register 2"
|
|
bitfld.long 0x00 30.--31. " PRI_11 ,Priority of system handler 11-SVCall" "00,01,10,11"
|
|
line.long 0x04 "SHPR3,System Handler Priority Register 3"
|
|
bitfld.long 0x04 30.--31. " PRI_15 ,Priority of system handler 15-SysTick" "00,01,10,11"
|
|
bitfld.long 0x04 22.--23. " PRI_14 ,Priority of system handler 14- PendSV" "00,01,10,11"
|
|
line.long 0x08 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x08 15. " SVCALLPENDED ,Reads as 1 if SVCall is pending" "Not pending,Pending"
|
|
if (CORENAME()=="CORTEXM0+")
|
|
hgroup.long 0x08++0x03
|
|
hide.long 0x00 "ACTLR,Auxiliary Control Register"
|
|
else
|
|
textline " "
|
|
endif
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Nested Vectored Interrupt Controller (NVIC)"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 12.
|
|
tree "Interrupt Enable Registers"
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "SET/CLREN,Interrupt Set/Clear Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " SET/CLRENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " SET/CLRENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " SET/CLRENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " SET/CLRENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " SET/CLRENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " SET/CLRENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " SET/CLRENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " SET/CLRENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " SET/CLRENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " SET/CLRENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " SET/CLRENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " SET/CLRENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " SET/CLRENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " SET/CLRENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " SET/CLRENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " SET/CLRENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " SET/CLRENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " SET/CLRENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " SET/CLRENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " SET/CLRENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " SET/CLRENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " SET/CLRENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " SET/CLRENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " SET/CLRENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " SET/CLRENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " SET/CLRENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " SET/CLRENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " SET/CLRENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " SET/CLRENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " SET/CLRENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " SET/CLRENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " SET/CLRENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
tree.end
|
|
tree "Interrupt Pending Registers"
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "SET/CLRPEN,Interrupt Set/Clear Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " SET/CLRPEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " SET/CLRPEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " SET/CLRPEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " SET/CLRPEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " SET/CLRPEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " SET/CLRPEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " SET/CLRPEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " SET/CLRPEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " SET/CLRPEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " SET/CLRPEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " SET/CLRPEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " SET/CLRPEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " SET/CLRPEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " SET/CLRPEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " SET/CLRPEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " SET/CLRPEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " SET/CLRPEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " SET/CLRPEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " SET/CLRPEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " SET/CLRPEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " SET/CLRPEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " SET/CLRPEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " SET/CLRPEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " SET/CLRPEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " SET/CLRPEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " SET/CLRPEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " SET/CLRPEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " SET/CLRPEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " SET/CLRPEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " SET/CLRPEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " SET/CLRPEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " SET/CLRPEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
tree.end
|
|
width 6.
|
|
tree "Interrupt Priority Registers"
|
|
group.long 0x400++0x1F
|
|
line.long 0x00 "INT0,Interrupt Priority Register"
|
|
bitfld.long 0x00 30.--31. " IP_3 ,Priority of interrupt 3" "0,1,2,3"
|
|
bitfld.long 0x00 22.--23. " IP_2 ,Priority of interrupt 2" "0,1,2,3"
|
|
bitfld.long 0x00 14.--15. " IP_1 ,Priority of interrupt 1" "0,1,2,3"
|
|
bitfld.long 0x00 6.--7. " IP_0 ,Priority of interrupt 0" "0,1,2,3"
|
|
line.long 0x04 "INT1,Interrupt Priority Register"
|
|
bitfld.long 0x04 30.--31. " IP_7 ,Priority of interrupt 7" "0,1,2,3"
|
|
bitfld.long 0x04 22.--23. " IP_6 ,Priority of interrupt 6" "0,1,2,3"
|
|
bitfld.long 0x04 14.--15. " IP_5 ,Priority of interrupt 5" "0,1,2,3"
|
|
bitfld.long 0x04 6.--7. " IP_4 ,Priority of interrupt 4" "0,1,2,3"
|
|
line.long 0x08 "INT2,Interrupt Priority Register"
|
|
bitfld.long 0x08 30.--31. " IP_11 ,Priority of interrupt 11" "0,1,2,3"
|
|
bitfld.long 0x08 22.--23. " IP_10 ,Priority of interrupt 10" "0,1,2,3"
|
|
bitfld.long 0x08 14.--15. " IP_9 ,Priority of interrupt 9" "0,1,2,3"
|
|
bitfld.long 0x08 6.--7. " IP_8 ,Priority of interrupt 8" "0,1,2,3"
|
|
line.long 0x0C "INT3,Interrupt Priority Register"
|
|
bitfld.long 0x0C 30.--31. " IP_15 ,Priority of interrupt 15" "0,1,2,3"
|
|
bitfld.long 0x0C 22.--23. " IP_14 ,Priority of interrupt 14" "0,1,2,3"
|
|
bitfld.long 0x0C 14.--15. " IP_13 ,Priority of interrupt 13" "0,1,2,3"
|
|
bitfld.long 0x0C 6.--7. " IP_12 ,Priority of interrupt 12" "0,1,2,3"
|
|
line.long 0x10 "INT4,Interrupt Priority Register"
|
|
bitfld.long 0x10 30.--31. " IP_19 ,Priority of interrupt 19" "0,1,2,3"
|
|
bitfld.long 0x10 22.--23. " IP_18 ,Priority of interrupt 18" "0,1,2,3"
|
|
bitfld.long 0x10 14.--15. " IP_17 ,Priority of interrupt 17" "0,1,2,3"
|
|
bitfld.long 0x10 6.--7. " IP_16 ,Priority of interrupt 16" "0,1,2,3"
|
|
line.long 0x14 "INT5,Interrupt Priority Register"
|
|
bitfld.long 0x14 30.--31. " IP_23 ,Priority of interrupt 23" "0,1,2,3"
|
|
bitfld.long 0x14 22.--23. " IP_22 ,Priority of interrupt 22" "0,1,2,3"
|
|
bitfld.long 0x14 14.--15. " IP_21 ,Priority of interrupt 21" "0,1,2,3"
|
|
bitfld.long 0x14 6.--7. " IP_20 ,Priority of interrupt 20" "0,1,2,3"
|
|
line.long 0x18 "INT6,Interrupt Priority Register"
|
|
bitfld.long 0x18 30.--31. " IP_27 ,Priority of interrupt 27" "0,1,2,3"
|
|
bitfld.long 0x18 22.--23. " IP_26 ,Priority of interrupt 26" "0,1,2,3"
|
|
bitfld.long 0x18 14.--15. " IP_25 ,Priority of interrupt 25" "0,1,2,3"
|
|
bitfld.long 0x18 6.--7. " IP_24 ,Priority of interrupt 24" "0,1,2,3"
|
|
line.long 0x1C "INT7,Interrupt Priority Register"
|
|
bitfld.long 0x1C 30.--31. " IP_31 ,Priority of interrupt 31" "0,1,2,3"
|
|
bitfld.long 0x1C 22.--23. " IP_30 ,Priority of interrupt 30" "0,1,2,3"
|
|
bitfld.long 0x1C 14.--15. " IP_29 ,Priority of interrupt 29" "0,1,2,3"
|
|
bitfld.long 0x1C 6.--7. " IP_28 ,Priority of interrupt 28" "0,1,2,3"
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Debug"
|
|
tree "Core Debug"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 0xA
|
|
group.long 0xD30++0x03
|
|
line.long 0x00 "DFSR,Data Fault Status Register"
|
|
eventfld.long 0x00 4. " EXTERNAL ,External debug request flag" "No occurred,Occurred"
|
|
eventfld.long 0x00 3. " VCATCH ,Vector catch flag" "No occurred,Occurred"
|
|
textline " "
|
|
eventfld.long 0x00 2. " DWTRAP ,Data Watchpoint flag" "No match,Match"
|
|
textline " "
|
|
eventfld.long 0x00 1. " BKPT ,BKPT flag" "No match,Match"
|
|
eventfld.long 0x00 0. " HALTED ,Halt request flag" "No request,Request"
|
|
if (CORENAME()=="CORTEXM1")
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDF0))&0x01)==0x00)
|
|
group.long 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not completed,Completed"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 18. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register R/W on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
textline " "
|
|
textfld " "
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
else
|
|
group.long 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not read,Read"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 18. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register R/W on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
bitfld.long 0x00 3. " C_MASKINTS ,Interrupts Mask" "Not masked,Masked"
|
|
bitfld.long 0x00 2. " C_STEP ,Steps the core in halted debug" "Not halted,Halted"
|
|
textline " "
|
|
bitfld.long 0x00 1. " C_HALT ,Core Halted" "Not halted,Halted"
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
endif
|
|
else
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDF0))&0x01)==0x00)
|
|
group.long 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not completed,Completed"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " S_LOCKUP/DBGKEY ,Core Lockup Status/Debug Key" "Not locked up,Locked up"
|
|
bitfld.long 0x00 18. " S_SLEEP/DBGKEY ,Core Sleep Status/Debug Key" "Not sleeping,Sleeping"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register R/W on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
textline " "
|
|
textfld " "
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
else
|
|
group.long 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not read,Read"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " S_LOCKUP/DBGKEY ,Core Lockup Status/Debug Key" "Not locked up,Locked up"
|
|
bitfld.long 0x00 18. " S_SLEEP/DBGKEY ,Core Sleep Status/Debug Key" "Not sleeping,Sleeping"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register R/W on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
bitfld.long 0x00 3. " C_MASKINTS ,Interrupts Mask" "Not masked,Masked"
|
|
bitfld.long 0x00 2. " C_STEP ,Steps the core in halted debug" "Not halted,Halted"
|
|
textline " "
|
|
bitfld.long 0x00 1. " C_HALT ,Core Halted" "Not halted,Halted"
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
wgroup.long 0xDF4++0x03
|
|
line.long 0x00 "DCRSR,Debug Core Selector Register"
|
|
bitfld.long 0x00 16. " REGWnR ,Register Read/Write" "Read,Write"
|
|
bitfld.long 0x00 0.--4. " REGSEL ,Register Selection" "R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,R12,Current SP,LR,DebugReturnAddress,xPSR Flags,MSP,PSP,Reserved,CONTROL[1]/PRIMASK[0],?..."
|
|
group.long 0xDF8++0x07
|
|
line.long 0x00 "DCRDR,Debug Core Register Data Register"
|
|
hexmask.long 0x00 0.--31. 1. " DATA ,Data for reading and writing registers to and from the processor"
|
|
line.long 0x04 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x04 24. " DWTENA ,Global enable or disable for the DW unit" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " VC_HARDERR ,Debug trap on a Hard Fault" "No error,Error"
|
|
textline " "
|
|
bitfld.long 0x04 0. " VC_CORERESET ,Reset Vector Catch" "No reset,Reset"
|
|
width 0x0B
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Breakpoint Unit (BPU)"
|
|
sif COMPonent.AVAILABLE("BPU")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("BPU",-1))
|
|
width 8.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "BP_CTRL,Breakpoint Control Register"
|
|
bitfld.long 0x00 4.--7. " NUM_CODE1 ,Number of comparators" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1. " KEY ,Key field" "No write,Write"
|
|
bitfld.long 0x00 0. " ENABLE ,Breakpoint unit enable bit" "Disabled,Enabled"
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "B_COMP0,Breakpoint Comparator Registers 0"
|
|
bitfld.long 0x00 30.--31. " BP_MATCH ,Happens when the COMP address is matched" "No matching,Lower halfword,Upper halfword,Both halfwords"
|
|
hexmask.long 0x00 2.--28. 2. " COMP ,Comparison address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare enable for Breakpoint Comparator Register 0" "Disabled,Enabled"
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "B_COMP1,Breakpoint Comparator Registers 1"
|
|
bitfld.long 0x00 30.--31. " BP_MATCH ,Happens when the COMP address is matched" "No matching,Lower halfword,Upper halfword,Both halfwords"
|
|
hexmask.long 0x00 2.--28. 2. " COMP ,Comparison address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare enable for Breakpoint Comparator Register 1" "Disabled,Enabled"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "B_COMP2,Breakpoint Comparator Registers 2"
|
|
bitfld.long 0x00 30.--31. " BP_MATCH ,Happens when the COMP address is matched" "No matching,Lower halfword,Upper halfword,Both halfwords"
|
|
hexmask.long 0x00 2.--28. 2. " COMP ,Comparison address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare enable for Breakpoint Comparator Register 2" "Disabled,Enabled"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "B_COMP3,Breakpoint Comparator Registers 3"
|
|
bitfld.long 0x00 30.--31. " BP_MATCH ,Happens when the COMP address is matched" "No matching,Lower halfword,Upper halfword,Both halfwords"
|
|
hexmask.long 0x00 2.--28. 2. " COMP ,Comparison address"
|
|
bitfld.long 0x00 0. " ENABLE ,Compare enable for Breakpoint Comparator Register 3" "Disabled,Enabled"
|
|
else
|
|
newline
|
|
textline "BPU component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Data Watchpoint and Trace Unit (DWT)"
|
|
sif COMPonent.AVAILABLE("DWT")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))
|
|
width 14.
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "DW_CTRL,DW Control Register "
|
|
bitfld.long 0x00 28.--31. " NUM_CODE1 ,Number of comparators" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.long 0x1c++0x03
|
|
line.long 0x00 "DW_PCSR,DW Program Counter Sample Register"
|
|
hexmask.long 0x00 0.--31. 1. " EIASAMPLE ,Execution instruction address sample or 0xFFFFFFFF"
|
|
group.long 0x20++0x0b
|
|
line.long 0x00 "DW_COMP0,DW Comparator Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " COMP1 ,Compare against PC or the data address"
|
|
line.long 0x04 "DW_MASK0,DW Mask Register 0"
|
|
hexmask.long.byte 0x04 0.--4. 1. " MASK ,Mask on data address when matching against COMP"
|
|
line.long 0x08 "DW_FUNCTION0,DW Function Register 0"
|
|
bitfld.long 0x08 24. " MATCHED ,Comparator match" "No match,Match"
|
|
bitfld.long 0x08 0.--3. " FUNCTION , Settings for DW Function Registers" "Disabled,Reserved,Reserved,Reserved,On PC match,Read address,Write address,R/W address,?..."
|
|
group.long 0x30++0x0b
|
|
line.long 0x00 "DW_COMP1,DW Comparator Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " COMP ,Compare against PC or the data address"
|
|
line.long 0x04 "DW_MASK1,DW Mask Register 1 "
|
|
hexmask.long.byte 0x04 0.--4. 1. " MASK ,Mask on data address when matching against COMP"
|
|
line.long 0x08 "DW_FUNCTION1,DW Function Register 1"
|
|
bitfld.long 0x08 24. " MATCHED ,Comparator match" "No match,Match"
|
|
bitfld.long 0x08 0.--3. " FUNCTION , Settings for DW Function Registers" "Disabled,Reserved,Reserved,Reserved,On PC match,Read address,Write address,R/W address,?..."
|
|
else
|
|
newline
|
|
textline "DWT component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree.end
|
|
AUTOINDENT.POP
|
|
tree.end
|
|
tree "ADC (Analog Digital Converter)"
|
|
base ad:0x0
|
|
tree "ADC1 (10-bit Analog Digital Converter)"
|
|
base ad:0x40004000
|
|
group.long 0x48++0x3
|
|
line.long 0x0 "CAL_CH0_1,Calibration for Channel 0 and 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "CALGAIN_CH1,Gain Calibration for channel 1"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--20. 1. "CALOFFS_CH1,Offset Calibration for channel 1"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "CALGAIN_CH0,Gain Calibration for channel 0"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "CALOFFS_CH0,Offset Calibration for channel 0"
|
|
group.long 0x5C++0x3
|
|
line.long 0x0 "CAL_CH10_11,Calibration for Channel 10 and 11"
|
|
hexmask.long.byte 0x0 24.--31. 1. "CALGAIN_CH11,Gain Calibration for channel 11"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--20. 1. "CALOFFS_CH11,Offset Calibration for channel 11"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "CALGAIN_CH10,Gain Calibration for channel 10"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "CALOFFS_CH10,Offset Calibration for channel 10"
|
|
group.long 0x138++0x3
|
|
line.long 0x0 "CAL_CH12_13,Calibration for Channel 12 and 13"
|
|
hexmask.long.byte 0x0 24.--31. 1. "CALGAIN_CH13,Gain Calibration for channel 13"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--20. 1. "CALOFFS_CH13,Offset Calibration for channel 13"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "CALGAIN_CH12,Gain Calibration for channel 12"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "CALOFFS_CH12,Offset Calibration for channel 12"
|
|
group.long 0x4C++0xF
|
|
line.long 0x0 "CAL_CH2_3,Calibration for Channel 2 and 3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "CALGAIN_CH3,Gain Calibration for channel 3"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--20. 1. "CALOFFS_CH3,Offset Calibration for channel 3"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "CALGAIN_CH2,Gain Calibration for channel 2"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "CALOFFS_CH2,Offset Calibration for channel 2"
|
|
line.long 0x4 "CAL_CH4_5,Calibration for Channel 4 and 5"
|
|
hexmask.long.byte 0x4 24.--31. 1. "CALGAIN_CH5,Gain Calibration for channel 5"
|
|
newline
|
|
hexmask.long.byte 0x4 16.--20. 1. "CALOFFS_CH5,Offset Calibration for channel 5"
|
|
newline
|
|
hexmask.long.byte 0x4 8.--15. 1. "CALGAIN_CH4,Gain Calibration for channel 4"
|
|
newline
|
|
hexmask.long.byte 0x4 0.--4. 1. "CALOFFS_CH4,Offset Calibration for channel 4"
|
|
line.long 0x8 "CAL_CH6_7,Calibration for Channel 6 and 7"
|
|
hexmask.long.byte 0x8 24.--31. 1. "CALGAIN_CH7,Gain Calibration for channel 7"
|
|
newline
|
|
hexmask.long.byte 0x8 16.--20. 1. "CALOFFS_CH7,Offset Calibration for channel 7"
|
|
newline
|
|
hexmask.long.byte 0x8 8.--15. 1. "CALGAIN_CH6,Gain Calibration for channel 6"
|
|
newline
|
|
hexmask.long.byte 0x8 0.--4. 1. "CALOFFS_CH6,Offset Calibration for channel 6"
|
|
line.long 0xC "CAL_CH8_9,Calibration for Channel 8 and 9"
|
|
hexmask.long.byte 0xC 24.--31. 1. "CALGAIN_CH9,Gain Calibration for channel 9"
|
|
newline
|
|
hexmask.long.byte 0xC 16.--20. 1. "CALOFFS_CH9,Offset Calibration for channel 9"
|
|
newline
|
|
hexmask.long.byte 0xC 8.--15. 1. "CALGAIN_CH8,Gain Calibration for channel 8"
|
|
newline
|
|
hexmask.long.byte 0xC 0.--4. 1. "CALOFFS_CH8,Offset Calibration for channel 8"
|
|
group.long 0x8++0x7
|
|
line.long 0x0 "CHx_EIM,Channel Setting Bits for Exceptional Interrupt Measurement"
|
|
bitfld.long 0x0 16.--18. "ADC1_EIM_TRIG_SEL,Trigger selection for exceptional interrupt measurement (EIM)" "?,?,?,?,4: t2_adc_trigger,5: t21_adc_trigger,?,?"
|
|
newline
|
|
bitfld.long 0x0 11. "EIM_EN,Exceptional interrupt measurement (EIM) Trigger Event enable" "0: start of EIM disabled,1: start of IEM enabled"
|
|
newline
|
|
bitfld.long 0x0 8.--10. "EIM_REP,Repeat count for exceptional interrupt measurement (EIM)" "0: Measurements (8 SOC generated for ADC10),?,?,?,4: Measurements (16 SOC generated for ADC10),5: Measurements (32 SOC generated for ADC10),6: Measurements (64 SOC generated for ADC10),7: Measurements (128 SOC generated for ADC10)"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "EIM_CHx,Channel set for exceptional interrupt measurement (EIM)"
|
|
line.long 0x4 "CHx_ESM,Channel Setting Bits for Exceptional Sequence Measurement"
|
|
bitfld.long 0x4 31. "ESM_STS,Exceptional Sequence Measurement is finished" "0: Exceptional Sequence Measurement not done,1: Exceptional Sequence Measurement done"
|
|
newline
|
|
bitfld.long 0x4 30. "ESM_EN,Enable for Exceptional Sequence Measurement Trigger Event" "0: start of ESM disabled,1: start of ESM enabled"
|
|
newline
|
|
bitfld.long 0x4 16.--18. "ADC1_ESM_TRIG_SEL,Trigger selection for exceptional sequence measurement (ESM)" "?,?,?,?,4: t2_adc_trigger,5: t21_adc_trigger,?,?"
|
|
newline
|
|
hexmask.long.word 0x4 0.--13. 1. "ESM_0,Channel Sequence for Exceptional Sequence Measurement (ESM)"
|
|
group.long 0xD8++0x3
|
|
line.long 0x0 "CNT0_3_LOWER,Lower Counter Trigger Level Post-Processing-Channel 0-3"
|
|
bitfld.long 0x0 27.--28. "HYST_LO_PP3,Post-Processing-Channel 3 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_LO_PP3,Lower timer trigger threshold Post-Processing-Channel 3" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_LO_PP2,Post-Processing-Channel 2 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_LO_PP2,Lower timer trigger threshold Post-Processing-Channel 2" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_LO_PP1,Post-Processing-Channel 1 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_LO_PP1,Lower timer trigger threshold Post-Processing-Channel 1" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_LO_PP0,Post-Processing-Channel 0 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_LO_PP0,Lower timer trigger threshold Post-Processing-Channel 0" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xE8++0x3
|
|
line.long 0x0 "CNT0_3_UPPER,Upper Counter Trigger Level Post-Processing-Channel 0-3"
|
|
bitfld.long 0x0 27.--28. "HYST_UP_PP3,Post-Processing-Channel 3 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_UP_PP3,Upper timer trigger threshold Post-Processing-Channel 3" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_UP_PP2,Post-Processing-Channel 2 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_UP_PP2,Upper timer trigger threshold Post-Processing-Channel 2" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_UP_PP1,Post-Processing-Channel 1 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_UP_PP1,Upper timer trigger threshold Post-Processing-Channel 1" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_UP_PP0,Post-Processing-Channel 0 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_UP_PP0,Upper timer trigger threshold Post-Processing-Channel 0" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xDC++0x3
|
|
line.long 0x0 "CNT4_7_LOWER,Lower Counter Trigger Level Post-Processing-Channel 4-7"
|
|
bitfld.long 0x0 27.--28. "HYST_LO_PP7,Post-Processing-Channel 7 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_LO_PP7,Lower timer trigger threshold Post-Processing-Channel 7" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_LO_PP6,Channel 6 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_LO_PP6,Lower timer trigger threshold Post-Processing-Channel 6" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_LO_PP5,Post-Processing-Channel 5 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_LO_PP5,Lower timer trigger threshold Post-Processing-Channel 5" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_LO_PP4,Post-Processing-Channel 4 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_LO_PP4,Lower timer trigger threshold Post-Processing-Channel 4" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xEC++0x3
|
|
line.long 0x0 "CNT4_7_UPPER,Upper Counter Trigger Level Post-Processing-Channel 4-7"
|
|
bitfld.long 0x0 27.--28. "HYST_UP_PP7,Post-Processing-Channel 7 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_UP_PP7,Upper timer trigger threshold Post-Processing-Channel 7" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_UP_PP6,Post-Processing-Channel 6 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_UP_PP6,Upper timer trigger threshold Post-Processing-Channel 6" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_UP_PP5,Post-Processing-Channel 5 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_UP_PP5,Upper timer trigger threshold Post-Processing-Channel 5" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_UP_PP4,Post-Processing-Channel 4 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_UP_PP4,Upper timer trigger threshold Post-Processing-Channel 4" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0x14++0xB
|
|
line.long 0x0 "CTRL2,Measurement Unit 1 Control Register 2"
|
|
hexmask.long.word 0x0 0.--13. 1. "CAL_EN,Calibration Enable for Channels 0 to 13"
|
|
line.long 0x4 "CTRL3,Measurement Unit 1 Control Register 3"
|
|
hexmask.long.byte 0x4 16.--19. 1. "SAMPLE_TIME_LVCH,Sample time of ADC1"
|
|
newline
|
|
hexmask.long.byte 0x4 8.--12. 1. "SAMPLE_TIME_HVCH,Sample time of ADC1"
|
|
newline
|
|
rbitfld.long 0x4 7. "MCM_RDY,Ready Signal for MCM after Power On or Reset" "0: Measurement Core Module in startup phase,1: Measurement Core Module start-up phase finished"
|
|
newline
|
|
bitfld.long 0x4 6. "EoC_FAIL,Fail of ADC End of Conversion Signal" "0: End of Conversion Signal was sent properly by ADC,1: End of Conversion Signal was not sent properly.."
|
|
newline
|
|
bitfld.long 0x4 4. "EoC_FAIL_CLR,Fail of ADC End of Conversion Signal Clear" "0: no clear of EoC_FAIL flag,1: Clear of EoC_FAIL flag"
|
|
newline
|
|
bitfld.long 0x4 1. "SW_MODE,Flag to enter SW Mode" "0: Sequencer running,1: Sequencer stopped"
|
|
newline
|
|
bitfld.long 0x4 0. "MCM_PD_N,Power Down Signal for MCM" "0: Measurement Core Module Disabled,1: Measurement Core Module Enabled"
|
|
line.long 0x8 "CTRL5,Measurement Unit 1 Control Register 5"
|
|
hexmask.long.word 0x8 0.--13. 1. "FILT_OUT_SEL_13_0,Output Filter Selection for Channels 0 to 13"
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTRL_STS,ADC1 Control and Status Register"
|
|
bitfld.long 0x0 18. "STRTUP_DIS,DPP1 Startup Disable" "0: DPP1 Startup enabled,1: DPP1 Startup disable"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--11. 1. "SW_CH_SEL,Channel for software mode"
|
|
newline
|
|
rbitfld.long 0x0 7. "EOC,ADC1 End of Conversion (software mode)" "0: conversion still running,1: conversion has finished"
|
|
newline
|
|
rbitfld.long 0x0 5. "CAL_SIGN,Output of Comparator to Steer Gain / Offset calibration" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 4. "READY,HVADC Ready bit" "0: Module in power down or in init phase,1: set automatically 5 ADC clock cycles after.."
|
|
newline
|
|
bitfld.long 0x0 2. "SOS,ADC1 Start of Sampling/Conversion (software mode)" "0: no conversion is started,1: conversion is started"
|
|
newline
|
|
bitfld.long 0x0 1. "SOOC,ADC1 Start of Offset Calibration (software mode)" "0: no offset calibration is started,1: offset calibration is started"
|
|
newline
|
|
bitfld.long 0x0 0. "PD_N,ADC1 Power Down Signal" "0: ADC1 is powered down,1: ADC1 is switched on"
|
|
group.long 0xE4++0x3
|
|
line.long 0x0 "DCHCNT1_4_LOWER,Lower Counter Trigger Level DifferentialChannel 1"
|
|
bitfld.long 0x0 3.--4. "HYST_LO_DCH1,Post-Processing-Channel 4 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_LO_DCH1,Lower timer trigger threshold Post-Processing-Channel 4" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xF4++0x3
|
|
line.long 0x0 "DCHCNT1_4_UPPER,Upper Counter Trigger Level DifferentialChannel 1"
|
|
bitfld.long 0x0 3.--4. "HYST_UP_DCH1,Post-Processing-Channel 4 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_UP_DCH1,Upper timer trigger threshold Post-Processing-Channel 4" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xC4++0x3
|
|
line.long 0x0 "DCHTH1_4_LOWER,Lower Comparator Trigger Level Differential Channel 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DCH1_LOW,Differential Channel 1 lower trigger level"
|
|
group.long 0xD4++0x3
|
|
line.long 0x0 "DCHTH1_4_UPPER,Upper Comparator Trigger Level Differential Channel 1"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DCH1_UP,Differential Channel 1 upper trigger level"
|
|
group.long 0xA0++0x3
|
|
line.long 0x0 "DIFFCH_OUT1,ADC1 Differential Channel Output 1"
|
|
rbitfld.long 0x0 18. "DOF1,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "DVF1,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "DWFR1,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "DCH1,ADC differential output value 1"
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "DUIN_SEL,Measurement Unit 1 - Differential Unit Input Selection Register"
|
|
rbitfld.long 0x0 4. "DU1RES_NEG,Differential Unit 1 result negative" "0: Differential Unit 1 result positive after..,1: Differential Unit 1 result negative after.."
|
|
newline
|
|
bitfld.long 0x0 0. "DU1_EN,Differential Unit 1 enable" "0: Differential Unit 1 is disabled,1: Differential Unit 1 is enabled"
|
|
group.long 0x70++0x7
|
|
line.long 0x0 "FILT_OUT0,ADC1 or Filter Output Channel 0"
|
|
rbitfld.long 0x0 18. "OF0,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "VF0,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "WFR0,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "FILT_OUT_CH0,ADC or filter output value channel 0"
|
|
line.long 0x4 "FILT_OUT1,ADC1 or Filter Output Channel 1"
|
|
rbitfld.long 0x4 18. "OF1,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x4 17. "VF1,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x4 16. "WFR1,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x4 0.--11. 1. "FILT_OUT_CH1,ADC or filter output value channel 1"
|
|
group.long 0x98++0x7
|
|
line.long 0x0 "FILT_OUT10,ADC1 or Filter Output Channel 10"
|
|
rbitfld.long 0x0 18. "OF10,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "VF10,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "WFR10,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "FILT_OUT_CH10,ADC or filter output value channel 10"
|
|
line.long 0x4 "FILT_OUT11,ADC1 or Filter Output Channel 11"
|
|
rbitfld.long 0x4 18. "OF11,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x4 17. "VF11,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x4 16. "WFR11,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x4 0.--11. 1. "FILT_OUT_CH11,ADC or filter output value channel 11"
|
|
group.long 0x110++0x3
|
|
line.long 0x0 "FILT_OUT12,ADC1 or Filter Output Channel 12"
|
|
rbitfld.long 0x0 18. "OF12,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "VF12,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "WFR12,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "FILT_OUT_CH12,ADC or filter output value channel 12"
|
|
group.long 0x140++0x3
|
|
line.long 0x0 "FILT_OUT13,ADC1 or Filter Output Channel 13"
|
|
rbitfld.long 0x0 18. "OF13,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "VF13,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "WFR13,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "FILT_OUT_CH13,ADC or filter output value channel 13"
|
|
group.long 0x78++0x1F
|
|
line.long 0x0 "FILT_OUT2,ADC1 or Filter Output Channel 2"
|
|
rbitfld.long 0x0 18. "OF2,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "VF2,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "WFR2,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "FILT_OUT_CH2,ADC or filter output value channel 2"
|
|
line.long 0x4 "FILT_OUT3,ADC1 or Filter Output Channel 3"
|
|
rbitfld.long 0x4 18. "OF3,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x4 17. "VF3,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x4 16. "WFR3,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x4 0.--11. 1. "FILT_OUT_CH3,ADC or filter output value channel 3"
|
|
line.long 0x8 "FILT_OUT4,ADC1 or Filter Output Channel 4"
|
|
rbitfld.long 0x8 18. "OF4,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x8 17. "VF4,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x8 16. "WFR4,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x8 0.--11. 1. "FILT_OUT_CH4,ADC or filter output value channel 4"
|
|
line.long 0xC "FILT_OUT5,ADC1 or Filter Output Channel 5"
|
|
rbitfld.long 0xC 18. "OF5,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0xC 17. "VF5,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0xC 16. "WFR5,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0xC 0.--11. 1. "FILT_OUT_CH5,ADC or filter output value channel 5"
|
|
line.long 0x10 "FILT_OUT6,ADC1 or Filter Output Channel 6"
|
|
rbitfld.long 0x10 18. "OF6,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x10 17. "VF6,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x10 16. "WFR6,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x10 0.--11. 1. "FILT_OUT_CH6,ADC or filter output value channel 6"
|
|
line.long 0x14 "FILT_OUT7,ADC1 or Filter Output Channel 7"
|
|
rbitfld.long 0x14 18. "OF7,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x14 17. "VF7,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x14 16. "WFR7,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x14 0.--11. 1. "FILT_OUT_CH7,ADC or filter output value channel 7"
|
|
line.long 0x18 "FILT_OUT8,ADC1 or Filter Output Channel 8"
|
|
rbitfld.long 0x18 18. "OF8,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x18 17. "VF8,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x18 16. "WFR8,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x18 0.--11. 1. "FILT_OUT_CH8,ADC or filter output value channel 8"
|
|
line.long 0x1C "FILT_OUT9,ADC1 or Filter Output Channel 9"
|
|
rbitfld.long 0x1C 18. "OF9,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x1C 17. "VF9,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x1C 16. "WFR9,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x1C 0.--11. 1. "FILT_OUT_CH9,ADC or filter output value channel 9"
|
|
group.long 0x120++0x3
|
|
line.long 0x0 "FILT_OUTEIM,ADC1 or Filter Output of EIM"
|
|
rbitfld.long 0x0 18. "OF_EIM,Overrun Flag" "0: Result register not overwritten,1: Result register overwritten"
|
|
newline
|
|
rbitfld.long 0x0 17. "VF_EIM,Valid Flag" "0: No new valid data available,1: Result register contains valid data and has not.."
|
|
newline
|
|
bitfld.long 0x0 16. "WFR_EIM,Wait for Read Mode" "0: overwrite mode,1: wait for read mode enabled"
|
|
newline
|
|
hexmask.long.word 0x0 0.--11. 1. "FILT_OUT_EIM,ADC or filter output value for last EIM measurement"
|
|
group.long 0xB0++0x3
|
|
line.long 0x0 "FILT_UPLO_CTRL,Upper And Lower Threshold Filter Enable"
|
|
bitfld.long 0x0 7. "FUL_PP_CH7_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 7" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "FUL_PP_CH6_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 6" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "FUL_PP_CH5_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "FUL_PP_CH4_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "FUL_PP_CH3_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 3" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "FUL_PP_CH2_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 2" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "FUL_PP_CH1_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "FUL_PP_CH0_EN,Upper and lower threshold IIR filter enable Post-Processing-Channel 0" "0,1"
|
|
group.long 0x60++0x3
|
|
line.long 0x0 "FILTCOEFF0_13,Filter Coefficients Measurement Unit Channel 0-13"
|
|
bitfld.long 0x0 26.--27. "CH13,Filter Coefficients ADC channel 13" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CH12,Filter Coefficients ADC channel 12" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 22.--23. "CH11,Filter Coefficients ADC channel 11" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 20.--21. "CH10,Filter Coefficients ADC channel 10" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 18.--19. "CH9,Filter Coefficients ADC channel 9" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CH8,Filter Coefficients ADC channel 8" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 14.--15. "CH7,Filter Coefficients ADC channel 7" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 12.--13. "CH6,Filter Coefficients ADC channel 6" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 10.--11. "CH5,Filter Coefficients ADC channel 5" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CH4,Filter Coefficients ADC channel 4" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "CH3,Filter Coefficients ADC channel 3" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 4.--5. "CH2,Filter Coefficients ADC channel 2" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "CH1,Filter Coefficients ADC channel 1" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CH0,Filter Coefficients ADC channel 0" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
wgroup.long 0x6C++0x3
|
|
line.long 0x0 "IRQCLR_1,ADC1 Interrupt Status Clear 1 Register"
|
|
bitfld.long 0x0 25. "DU1UP_ISC,Differential Unit 1 lower Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 24. "DU1LO_ISC,Differential Unit 1 lower Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 17. "ESM_ISC,Exceptional Sequence Measurement (ESM) Status Clear" "0: No ESM has cleared,1: ESM cleared"
|
|
newline
|
|
bitfld.long 0x0 16. "EIM_ISC,Exceptional Interrupt Measurement (EIM) Status Clear" "0: No EIM cleared,1: EIM cleared"
|
|
newline
|
|
bitfld.long 0x0 13. "IIR_CH13_ISC,ADC1 IIR-Filter-Channel 13 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 12. "IIR_CH12_ISC,ADC1 IIR-Filter-Channel 12 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 11. "IIR_CH11_ISC,ADC1 IIR-Filter-Channel 11 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 10. "IIR_CH10_ISC,ADC1 IIR-Filter-Channel 10 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 9. "IIR_CH9_ISC,ADC1 IIR-Filter-Channel 9 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 8. "IIR_CH8_ISC,ADC1 IIR-Filter-Channel 8 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 7. "IIR_CH7_ISC,ADC1 IIR-Filter-Channel 7 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 6. "IIR_CH6_ISC,ADC1 IIR-Filter-Channel 6 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 5. "IIR_CH5_ISC,ADC1 IIR-Filter-Channel 5 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "IIR_CH4_ISC,ADC1 IIR-Filter-Channel 4 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 3. "IIR_CH3_ISC,ADC1 IIR-Filter-Channel 3 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 2. "IIR_CH2_ISC,ADC1 IIR-Filter-Channel 2 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_ISC,ADC1 IIR-Filter-Channel 1 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "IIR_CH0_ISC,ADC1 IIR-Filter-Channel 0 Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
wgroup.long 0x108++0x3
|
|
line.long 0x0 "IRQCLR_2,ADC1 Interrupt Status Clear 2 Register"
|
|
bitfld.long 0x0 23. "PP_CH7_UP_ISC,ADC1 Post-Processing-Channel 7 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 22. "PP_CH6_UP_ISC,ADC1 Post-Processing-Channel 6 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 21. "PP_CH5_UP_ISC,ADC1 Post-Processing-Channel 5 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 20. "PP_CH4_UP_ISC,ADC1 Post-Processing-Channel 4 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 19. "PP_CH3_UP_ISC,ADC1 Post-Processing-Channel 3 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 18. "PP_CH2_UP_ISC,ADC1 Post-Processing-Channel 2 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 17. "VS_UP_ISC,ADC1 Post-Processing-Channel 1 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 16. "PP_CH0_UP_ISC,ADC1 Post-Processing-Channel 0 Upper Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 7. "PP_CH7_LO_ISC,ADC1 Post-Processing-Channel 7 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 6. "PP_CH6_LO_ISC,ADC1 Post-Processing-Channel 6 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 5. "PP_CH5_LO_ISC,ADC1 Post-Processing-Channel 5 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "PP_CH4_LO_ISC,ADC1 Post-Processing-Channel 4 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 3. "PP_CH3_LO_ISC,ADC1 Post-Processing-Channel 3 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 2. "PP_CH2_LO_ISC,ADC1 Post-Processing-Channel 2 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_LO_ISC,ADC1 Post-Processing-Channel 1 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "PP_CH0_LO_ISC,ADC1 Post-Processing-Channel 0 Lower Threshold Interrupt Status Clear" "0: interrupt status is not cleared,1: interrupt status is cleared"
|
|
group.long 0x68++0x3
|
|
line.long 0x0 "IRQEN_1,ADC1 Interrupt Enable 1 Register"
|
|
bitfld.long 0x0 25. "DU1UP_IEN,Differential Unit 1 upper Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 24. "DU1LO_IEN,Differential Unit 1 lower Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 17. "ESM_IEN,Exceptional Sequence Measurement (ESM) Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 16. "EIM_IEN,Exceptional Interrupt Measurement (EIM) Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 13. "IIR_CH13_IEN,ADC1 IIR-Filter-Channel 13 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 12. "IIR_CH12_IEN,ADC1 IIR-Filter-Channel 12 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 11. "IIR_CH11_IEN,ADC1 IIR-Filter-Channel 11 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 10. "IIR_CH10_IEN,ADC1 IIR-Filter-Channel 10 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 9. "IIR_CH9_IEN,ADC1 IIR-Filter-Channel 9 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 8. "IIR_CH8_IEN,ADC1 IIR-Filter-Channel 8 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 7. "IIR_CH7_IEN,ADC1 IIR-Filter-Channel 7 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 6. "IIR_CH6_IEN,ADC1 IIR-Filter-Channel 6 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 5. "IIR_CH5_IEN,ADC1 IIR-Filter-Channel 5 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 4. "IIR_CH4_IEN,ADC1 IIR-Filter-Channel 4 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "IIR_CH3_IEN,ADC1 IIR-Filter-Channel 3 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "IIR_CH2_IEN,ADC1 IIR-Filter-Channel 2 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_IEN,ADC1 IIR-Filter-Channel 1 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "IIR_CH0_IEN,ADC1 IIR-Filter-Channel 0 Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
group.long 0x10C++0x3
|
|
line.long 0x0 "IRQEN_2,ADC1 Interrupt Enable 2 Register"
|
|
bitfld.long 0x0 23. "PP_CH7_UP_IEN,ADC1 Post-Processing-Channel 7 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 22. "PP_CH6_UP_IEN,ADC1 Post-Processing-Channel 6 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 21. "PP_CH5_UP_IEN,ADC1 Post-Processing-Channel 5 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 20. "PP_CH4_UP_IEN,ADC1 Post-Processing-Channel 4 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 19. "PP_CH3_UP_IEN,ADC1 Post-Processing-Channel 3 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 18. "PP_CH2_UP_IEN,ADC1 Post-Processing-Channel 2 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 17. "VS_UP_IEN,ADC1 Post-Processing-Channel 1 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 16. "PP_CH0_UP_IEN,ADC1 Post-Processing-Channel 0 Upper Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 7. "PP_CH7_LO_IEN,ADC1 Post-Processing-Channel 7 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 6. "PP_CH6_LO_IEN,ADC1 Post-Processing-Channel 6 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 5. "PP_CH5_LO_IEN,ADC1 Post-Processing-Channel 5 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 4. "PP_CH4_LO_IEN,ADC1 Post-Processing-Channel 4 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "PP_CH3_LO_IEN,ADC1 Post-Processing-Channel 3 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "PP_CH2_LO_IEN,ADC1 Post-Processing-Channel 2 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_LO_IEN,ADC1 Post-Processing-Channel 1 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "PP_CH0_LO_IEN,ADC1 Post-Processing-Channel 0 Lower Threshold Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
group.long 0x64++0x3
|
|
line.long 0x0 "IRQS_1,ADC1 Interrupt Status 1 Register"
|
|
bitfld.long 0x0 25. "DU1UP_IS,ADC1 Differential Unit 1 (DU1) upper Channel Interrupt Status" "0: No DU upper Channel Interrupt has occurred,1: DU upper Channel Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 24. "DU1LO_IS,ADC1 Differential Unit 1 (DU1) lower Channel Interrupt Status" "0: No DU lower Channel Interrupt has occurred,1: DU lower Channel Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 17. "ESM_IS,Exceptional Sequence Measurement (ESM) Status" "0: No ESM has occurred,1: ESM occurred"
|
|
newline
|
|
bitfld.long 0x0 16. "EIM_IS,Exceptional Interrupt Measurement (EIM) Status" "0: No EIM occurred,1: EIM occurred"
|
|
newline
|
|
bitfld.long 0x0 13. "IIR_CH13_IS,ADC1 IIR-Filter-Channel 13 Interrupt Status" "0: No Channel 13 Interrupt has occurred,1: Channel 13 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 12. "IIR_CH12_IS,ADC1 IIR-Filter-Channel 12 Interrupt Status" "0: No Channel 12 Interrupt has occurred,1: Channel 12 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 11. "IIR_CH11_IS,ADC1 IIR-Filter-Channel 11 Interrupt Status" "0: No Channel 11 Interrupt has occurred,1: Channel 11 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 10. "IIR_CH10_IS,ADC1 IIR-Filter-Channel 10 Interrupt Status" "0: No Channel 10 Interrupt has occurred,1: Channel 10 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 9. "IIR_CH9_IS,ADC1 IIR-Filter-Channel 9 Interrupt Status" "0: No Channel 9 Interrupt has occurred,1: Channel 9 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 8. "IIR_CH8_IS,ADC1 IIR-Filter-Channel 8 Interrupt Status" "0: No Channel 8 Interrupt has occurred,1: Channel 8 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 7. "IIR_CH7_IS,ADC1 IIR-Filter-Channel 7 Interrupt Status" "0: No Channel 7 Interrupt has occurred,1: Channel 7 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 6. "IIR_CH6_IS,ADC1 IIR-Filter-Channel 6 Interrupt Status" "0: No Channel 6 Interrupt has occurred,1: Channel 6 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 5. "IIR_CH5_IS,ADC1 IIR-Filter-Channel 5 Interrupt Status" "0: No Channel 5 Interrupt has occurred,1: Channel 5 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 4. "IIR_CH4_IS,ADC1 IIR-Filter-Channel 4 Interrupt Status" "0: No Channel 4 Interrupt has occurred,1: Channel 4 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 3. "IIR_CH3_IS,ADC1 IIR-Filter-Channel 3 Interrupt Status" "0: No Channel 3 Interrupt has occurred,1: Channel 3 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 2. "IIR_CH2_IS,ADC1 IIR-Filter-Channel 2 Interrupt Status" "0: No Channel 2 Interrupt has occurred,1: Channel 2 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_IS,ADC1 IIR-Filter-Channel 1 Interrupt Status" "0: No Channel 1 Interrupt has occurred,1: Channel 1 Interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 0. "IIR_CH0_IS,ADC1 IIR-Filter-Channel 0 Interrupt Status" "0: No Channel 0 Interrupt has occurred,1: Channel 0 Interrupt has occurred"
|
|
group.long 0x100++0x3
|
|
line.long 0x0 "IRQS_2,ADC1 Interrupt Status 2 Register"
|
|
bitfld.long 0x0 23. "PP_CH7_UP_IS,ADC1 Post-Processing-Channel 7 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 22. "PP_CH6_UP_IS,ADC1 Post-Processing-Channel 6 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 21. "PP_CH5_UP_IS,ADC1 Post-Processing-Channel 5 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 20. "PP_CH4_UP_IS,ADC1 Post-Processing-Channel 4 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 19. "PP_CH3_UP_IS,ADC1 Post-Processing-Channel 3 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 18. "PP_CH2_UP_IS,ADC1 Post-Processing-Channel 2 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 17. "VS_UP_IS,ADC1 Post-Processing-Channel 1 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 16. "PP_CH0_UP_IS,ADC1 Post-Processing-Channel 0 Upper Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 7. "PP_CH7_LO_IS,ADC1 Post-Processing-Channel 7 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 6. "PP_CH6_LO_IS,ADC1 Post-Processing-Channel 6 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 5. "PP_CH5_LO_IS,ADC1 Post-Processing-Channel 5 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 4. "PP_CH4_LO_IS,ADC1 Post-Processing-Channel 4 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 3. "PP_CH3_LO_IS,ADC1 Post-Processing-Channel 3 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 2. "PP_CH2_LO_IS,ADC1 Post-Processing-Channel 2 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_LO_IS,ADC1 Post-Processing-Channel 1 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
newline
|
|
bitfld.long 0x0 0. "PP_CH0_LO_IS,ADC1 Post-Processing-Channel 0 Lower Threshold Interrupt Status" "0: no interrupt has occurred,1: interrupt has occurred"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "MAX_TIME,Maximum Time for Software Mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "MAX_TIME,Maximum Time in Software Mode"
|
|
group.long 0xF8++0x3
|
|
line.long 0x0 "MMODE0_7,Overvoltage Measurement Mode of Post-Processing-Channel 0-7"
|
|
bitfld.long 0x0 24.--25. "MMODE_D1,Measurement mode Differential Channel 1" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 14.--15. "MMODE_7,Measurement mode Post-Processing-Channel 7" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 12.--13. "MMODE_6,Measurement mode Post-Processing-Channel 6" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 10.--11. "MMODE_5,Measurement mode Post-Processing-Channel 5" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "MMODE_4,Measurement mode Post-Processing-Channel 4" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "MMODE_3,Measurement mode Post-Processing-Channel 3" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 4.--5. "MMODE_2,Measurement mode Post-Processing-Channel 2" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "MMODE_1,Measurement mode Post-Processing-Channel 1" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "MMODE_0,Measurement mode Post-Processing-Channel 0" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
group.long 0x3C++0x3
|
|
line.long 0x0 "OFFSETCALIB,ADC1 Offset Calibration Register"
|
|
hexmask.long.byte 0x0 8.--12. 1. "OFFSET_DAC,Set the Value of the Offset Calibration DAC"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "OFFSET_SHIFT,Set the Value of the Offset Shift DAC" "0,1,2,3,4,5,6,7"
|
|
group.long 0x118++0x7
|
|
line.long 0x0 "PP_MAP0_3,Post-Processing Mapping Channel 0-3"
|
|
bitfld.long 0x0 31. "EN_PP_MAP3,Mapping Enable for Post-Processing-Channel 3" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x0 30. "RESET_PP_MAP3,Post-Processing Reset for Mapped Post-Processing-Channel 3" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
hexmask.long.byte 0x0 24.--27. 1. "PP_MAP3,Mapping of Entry Channel to Post-Processing-Channel 3"
|
|
newline
|
|
bitfld.long 0x0 23. "EN_PP_MAP2,Mapping Enable for Post-Processing-Channel 2" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x0 22. "RESET_PP_MAP2,Post-Processing Reset for Mapped Post-Processing-Channel 2" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--19. 1. "PP_MAP2,Mapping of Entry Channel to Post-Processing-Channel 2"
|
|
newline
|
|
bitfld.long 0x0 15. "EN_PP_MAP1,Mapping Enable for Post-Processing-Channel 1" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x0 14. "RESET_PP_MAP1,Post-Processing Reset for Mapped Post-Processing-Channel 1" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
bitfld.long 0x0 7. "EN_PP_MAP0,Mapping Enable for Post-Processing-Channel 0" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x0 6. "RESET_PP_MAP0,Post-Processing Reset for Mapped Post-Processing-Channel 0" "0: Post-Processing running,1: Post-Processing reset"
|
|
line.long 0x4 "PP_MAP4_7,Post-Processing Mapping Channel 4-7"
|
|
bitfld.long 0x4 31. "EN_PP_MAP7,Mapping Enable for Post-Processing-Channel 7" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x4 30. "RESET_PP_MAP7,Post-Processing Reset for Mapped Post-Processing-Channel 7" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
hexmask.long.byte 0x4 24.--27. 1. "PP_MAP7,Mapping of Entry Channel to Post-Processing-Channel 7"
|
|
newline
|
|
bitfld.long 0x4 23. "EN_PP_MAP6,Mapping Enable for Post-Processing-Channel 6" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x4 22. "RESET_PP_MAP6,Post-Processing Reset for Mapped Post-Processing-Channel 6" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
hexmask.long.byte 0x4 16.--19. 1. "PP_MAP6,Mapping of Entry Channel to Post-Processing-Channel 6"
|
|
newline
|
|
bitfld.long 0x4 15. "EN_PP_MAP5,Mapping Enable for Post-Processing-Channel 5" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x4 14. "RESET_PP_MAP5,Post-Processing Reset for Mapped Post-Processing-Channel 5" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
hexmask.long.byte 0x4 8.--11. 1. "PP_MAP5,Mapping of Entry Channel to Post-Processing-Channel 5"
|
|
newline
|
|
bitfld.long 0x4 7. "EN_PP_MAP4,Mapping Enable for Post-Processing-Channel 4" "0: Mapping Disabled,1: Mapping Enabled"
|
|
newline
|
|
bitfld.long 0x4 6. "RESET_PP_MAP4,Post-Processing Reset for Mapped Post-Processing-Channel 4" "0: Post-Processing running,1: Post-Processing reset"
|
|
newline
|
|
hexmask.long.byte 0x4 0.--3. 1. "PP_MAP4,Mapping of Entry Channel to Post-Processing-Channel 4"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "SQ0_1,Measurement Unit 1 Channel Enable Bits for Cycle 0-1"
|
|
hexmask.long.word 0x0 16.--29. 1. "SQ1,Sequence 1 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--13. 1. "SQ0,Sequence 0 channel enable"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "SQ10_11,Measurement Unit 1 Channel Enable Bits for Cycle 10-11"
|
|
hexmask.long.word 0x0 16.--29. 1. "SQ11,Sequence 11 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--13. 1. "SQ10,Sequence 10 channel enable"
|
|
group.long 0x130++0x3
|
|
line.long 0x0 "SQ12_13,Measurement Unit 1 Channel Enable Bits for Cycle 12-13"
|
|
hexmask.long.word 0x0 16.--29. 1. "SQ13,Sequence 13 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--13. 1. "SQ12,Sequence 12 channel enable"
|
|
group.long 0x24++0xF
|
|
line.long 0x0 "SQ2_3,Measurement Unit 1 Channel Enable Bits for Cycle 2-3"
|
|
hexmask.long.word 0x0 16.--29. 1. "SQ3,Sequence 3 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--13. 1. "SQ2,Sequence 2 channel enable"
|
|
line.long 0x4 "SQ4_5,Measurement Unit 1 Channel Enable Bits for Cycle 4-5"
|
|
hexmask.long.word 0x4 16.--29. 1. "SQ5,Sequence 5 channel enable"
|
|
newline
|
|
hexmask.long.word 0x4 0.--13. 1. "SQ4,Sequence 4 channel enable"
|
|
line.long 0x8 "SQ6_7,Measurement Unit 1 Channel Enable Bits for Cycle 6-7"
|
|
hexmask.long.word 0x8 16.--29. 1. "SQ7,Sequence 7 channel enable"
|
|
newline
|
|
hexmask.long.word 0x8 0.--13. 1. "SQ6,Sequence 6 channel enable"
|
|
line.long 0xC "SQ8_9,Measurement Unit 1 Channel Enable Bits for Cycle 8-9"
|
|
hexmask.long.word 0xC 16.--29. 1. "SQ9,Sequence 9 channel enable"
|
|
newline
|
|
hexmask.long.word 0xC 0.--13. 1. "SQ8,Sequence 8 channel enable"
|
|
group.long 0x38++0x3
|
|
line.long 0x0 "SQ_CH_MAP,ADC1 Channel Mapping for Sequencer"
|
|
bitfld.long 0x0 12. "SQ_CH12_MAP,ADC mapping to CH12" "0: P2.7 mapped to CH12,1: P2.4 mapped to CH12"
|
|
newline
|
|
bitfld.long 0x0 6. "SQ_CH6_MAP,ADC mapping to CH6" "0: P2.0 mapped to CH6,1: P2.8 mapped to CH6"
|
|
newline
|
|
bitfld.long 0x0 5. "SQ_CH5_MAP,ADC mapping to CH5" "0: MON4 mapped to CH5,1: MON5 mapped to CH5"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "SQ_FB,Sequencer Feedback Register"
|
|
hexmask.long.byte 0x0 16.--19. 1. "CHx,Current ADC1 Channel"
|
|
newline
|
|
hexmask.long.byte 0x0 11.--14. 1. "SQx,Current Active ADC1 Sequence"
|
|
newline
|
|
bitfld.long 0x0 10. "ESM_ACTIVE,ADC1 ESM active" "0: ESM not active,1: ESM active"
|
|
newline
|
|
bitfld.long 0x0 9. "EIM_ACTIVE,ADC1 EIM active" "0: EIM not active,1: EIM active"
|
|
newline
|
|
bitfld.long 0x0 8. "SQ_STOP,ADC1 Sequencer Stop Signal for DPP" "0: Postprocessing Sequencer in running mode,1: Postprocessing Sequencer stopped / Software Mode.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "SQ_FB,Current Sequence that caused software mode"
|
|
group.long 0xBC++0x3
|
|
line.long 0x0 "STATUS,ADC1 Status Register"
|
|
bitfld.long 0x0 31. "SD_FEEDB_ON,Sigma Delta Feedback Loop" "0,1"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "SOC_JITTER,Programs Soc Clock Jitter" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "DAC_IN,Programs the 2-bit DAC for functional test" "0: added 3 LSB,?,?,?,?,?,?,?"
|
|
group.long 0x124++0x3
|
|
line.long 0x0 "STS_1,ADC1 Status 1Register"
|
|
bitfld.long 0x0 25. "DU1UP_STS,ADC1 Differential Unit 1 (DU1) upper Channel Status" "0: No DU upper Channel Status has occurred,1: DU upper Channel Status has occurred"
|
|
newline
|
|
bitfld.long 0x0 24. "DU1LO_STS,ADC1 Differential Unit 1 (DU1) lower Channel Status" "0: No DU lower Channel Status has occurred,1: DU lower Channel Status has occurred"
|
|
rgroup.long 0x104++0x3
|
|
line.long 0x0 "STS_2,ADC1 Status 2 Register"
|
|
bitfld.long 0x0 23. "PP_CH7_UP_STS,ADC1 Post-Processing-Channel 7 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 22. "PP_CH6_UP_STS,ADC1 Post-Processing-Channel 6 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 21. "PP_CH5_UP_STS,ADC1 Post-Processing-Channel 5 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 20. "PP_CH4_UP_STS,ADC1 Post-Processing-Channel 4 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 19. "PP_CH3_UP_STS,ADC1 Post-Processing-Channel 3 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 18. "PP_CH2_UP_STS,ADC1 Post-Processing-Channel 2 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 17. "VS_UP_STS,ADC1 Post-Processing-Channel 1 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 16. "PP_CH0_UP_STS,ADC1 Post-Processing-Channel 0 Upper Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 7. "PP_CH7_LO_STS,ADC1 Post-Processing-Channel 7 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 6. "PP_CH6_LO_STS,ADC1 Post-Processing-Channel 6 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 5. "PP_CH5_LO_STS,ADC1 Post-Processing-Channel 5 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 4. "PP_CH4_LO_STS,ADC1 Post-Processing-Channel 4 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 3. "PP_CH3_LO_STS,ADC1 Post-Processing-Channel 3 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 2. "PP_CH2_LO_STS,ADC1 Post-Processing-Channel 2 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 1. "VS_LO_STS,ADC1 Post-Processing-Channel 1 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
newline
|
|
bitfld.long 0x0 0. "PP_CH0_LO_STS,ADC1 Post-Processing-Channel 0 Lower Threshold Status" "0: Status below upper threshold,1: Upper threshold exceeded"
|
|
wgroup.long 0x128++0x3
|
|
line.long 0x0 "STSCLR_1,ADC1 Status Clear 1 Register"
|
|
bitfld.long 0x0 25. "DU1UP_SC,ADC1 Differential Unit 1 (DU1) upper Channel Status Clear" "0: No DU upper Channel Status has occurred,1: DU upper Channel Status has occurred"
|
|
newline
|
|
bitfld.long 0x0 24. "DU1LO_SC,ADC1 Differential Unit 1 (DU1) lower Channel Status Clear" "0: No DU lower Channel Status has occurred,1: DU lower Channel Status has occurred"
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "TH0_3_LOWER,Lower Comparator Trigger Level Post-Processing-Channel 0-3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "PP_CH3_LOW,Post-Processing-Channel 3 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "PP_CH2_LOW,Post-Processing-Channel 2 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "PP_CH1_LOW,Post-Processing-Channel 1 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "PP_CH0_LOW,Post-Processing-Channel 0 lower trigger level"
|
|
group.long 0xC8++0x3
|
|
line.long 0x0 "TH0_3_UPPER,Upper Comparator Trigger Level Post-Processing-Channel 0-3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "PP_CH3_UP,Post-Processing-Channel 3 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "PP_CH2_UP,Post-Processing-Channel 2 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "PP_CH1_UP,Post-Processing-Channel 1 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "PP_CH0_UP,Post-Processing-Channel 0 upper trigger level"
|
|
group.long 0x44++0x3
|
|
line.long 0x0 "TH4_7_LOWER,Lower Comparator Trigger Level Post-Processing-Channel 4-7"
|
|
hexmask.long.byte 0x0 24.--31. 1. "PP_CH7_LOW,Post-Processing-Channel 7 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "PP_CH6_LOW,Post-Processing-Channel 6 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "PP_CH5_LOW,Post-Processing-Channel 5 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "PP_CH4_LOW,Post-Processing-Channel 4 lower trigger level"
|
|
group.long 0xCC++0x3
|
|
line.long 0x0 "TH4_7_UPPER,Upper Comparator Trigger Level Post-Processing-Channel 4-7"
|
|
hexmask.long.byte 0x0 24.--31. 1. "PP_CH7_UP,Post-Processing-Channel 7 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "PP_CH6_UP,Post-Processing-Channel 6upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "PP_CH5_UP,Post-Processing-Channel 5 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "PP_CH4_UP,Post-Processing-Channel 4 upper trigger level"
|
|
tree.end
|
|
tree "ADC2 (Measurement Core Module)"
|
|
base ad:0x4801C000
|
|
group.long 0x34++0x13
|
|
line.long 0x0 "CAL_CH0_1,Calibration for Channel 0 and 1"
|
|
hexmask.long.byte 0x0 24.--31. 1. "GAIN_CH1,Gain Calibration for channel 1"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--20. 1. "OFFS_CH1,Offset Calibration for channel 1"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "GAIN_CH0,Gain Calibration for channel 0"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "OFFS_CH0,Offset Calibration for channel 0"
|
|
line.long 0x4 "CAL_CH2_3,Calibration for Channel 2 and 3"
|
|
hexmask.long.byte 0x4 24.--31. 1. "GAIN_CH3,Gain Calibration for channel 3"
|
|
newline
|
|
hexmask.long.byte 0x4 16.--20. 1. "OFFS_CH3,Offset Calibration for channel 3"
|
|
newline
|
|
hexmask.long.byte 0x4 8.--15. 1. "GAIN_CH2,Gain Calibration for channel 2"
|
|
newline
|
|
hexmask.long.byte 0x4 0.--4. 1. "OFFS_CH2,Offset Calibration for channel 2"
|
|
line.long 0x8 "CAL_CH4_5,Calibration for Channel 4 and 5"
|
|
hexmask.long.byte 0x8 24.--31. 1. "GAIN_CH5,Gain Calibration for channel 5"
|
|
newline
|
|
hexmask.long.byte 0x8 16.--20. 1. "OFFS_CH5,Offset Calibration for channel 5"
|
|
newline
|
|
hexmask.long.byte 0x8 8.--15. 1. "GAIN_CH4,Gain Calibration for channel 4"
|
|
newline
|
|
hexmask.long.byte 0x8 0.--4. 1. "OFFS_CH4,Offset Calibration for channel 4"
|
|
line.long 0xC "CAL_CH6_7,Calibration for Channel 6 and 7"
|
|
hexmask.long.byte 0xC 24.--31. 1. "GAIN_CH7,Gain Calibration for channel 7"
|
|
newline
|
|
hexmask.long.byte 0xC 16.--20. 1. "OFFS_CH7,Offset Calibration for channel 7"
|
|
newline
|
|
hexmask.long.byte 0xC 8.--15. 1. "GAIN_CH6,Gain Calibration for channel 6"
|
|
newline
|
|
hexmask.long.byte 0xC 0.--4. 1. "OFFS_CH6,Offset Calibration for channel 6"
|
|
line.long 0x10 "CAL_CH8_9,Calibration for Channel 8"
|
|
hexmask.long.byte 0x10 8.--15. 1. "GAIN_CH8,Gain Calibration for channel 8"
|
|
newline
|
|
hexmask.long.byte 0x10 0.--4. 1. "OFFS_CH8,Offset Calibration for channel 8"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "CHx_EIM,Channel Settings Bits for Exceptional Interrupt Measurement"
|
|
bitfld.long 0x0 12. "SEL,Exceptional interrupt measurement (EIM) Trigger select" "0: Signal according to SCU_GPT12PISEL.T3_GPT12SEL..,1: Charge-pump clock"
|
|
newline
|
|
bitfld.long 0x0 11. "EN,Exceptional interrupt measurement (EIM) Trigger Event enable" "0: start of EIM disabled,1: start of IEM enabled"
|
|
newline
|
|
bitfld.long 0x0 8.--10. "REP,Repeat count for exceptional interrupt measurement (EIM)" "0: Measurements (8 SOC generated for ADC8),?,?,?,4: Measurements (16 SOC generated for ADC8),5: Measurements (32 SOC generated for ADC8),6: Measurements (64 SOC generated for ADC8),7: Measurements (128 SOC generated for ADC8)"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "CHx_SEL,Channel set for exceptional interrupt measurement (EIM)"
|
|
group.long 0x98++0x3
|
|
line.long 0x0 "CNT0_3_LOWER,Lower Counter Trigger Level Channel 0 - 3"
|
|
bitfld.long 0x0 27.--28. "HYST_LO_CH3,Channel 3 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_LO_CH3,Lower timer trigger threshold channel 3" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_LO_CH2,Channel 2 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_LO_CH2,Lower timer trigger threshold channel 2" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_LO_CH1,Channel 1 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_LO_CH1,Lower timer trigger threshold channel 1" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_LO_CH0,Channel 0 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_LO_CH0,Lower timer trigger threshold channel 0" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xA4++0x3
|
|
line.long 0x0 "CNT0_3_UPPER,Upper Counter Trigger Level Channel 0 - 3"
|
|
bitfld.long 0x0 27.--28. "HYST_UP_CH3,Channel 3 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_UP_CH3,Upper timer trigger threshold channel 3" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_UP_CH2,Channel 2 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_UP_CH2,Upper timer trigger threshold channel 2" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_UP_CH1,Channel 1 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_UP_CH1,Upper timer trigger threshold channel 1" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_UP_CH0,Channel 0 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_UP_CH0,Upper timer trigger threshold channel 0" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0x9C++0x3
|
|
line.long 0x0 "CNT4_7_LOWER,Lower Counter Trigger Level Channel 4 to 7"
|
|
bitfld.long 0x0 27.--28. "HYST_LO_CH7,Channel 7 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_LO_CH7,Lower timer trigger threshold channel 7" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_LO_CH6,Channel 6 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_LO_CH6,Lower timer trigger threshold channel 6" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_LO_CH5,Channel 5 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_LO_CH5,Lower timer trigger threshold channel 5" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_LO_CH4,Channel 4 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_LO_CH4,Lower timer trigger threshold channel 4" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xA8++0x3
|
|
line.long 0x0 "CNT4_7_UPPER,Upper Counter Trigger Level Channel 4 to 7"
|
|
bitfld.long 0x0 27.--28. "HYST_UP_CH7,Channel 7 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CNT_UP_CH7,Upper timer trigger threshold channel 7" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 19.--20. "HYST_UP_CH6,Channel 6 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "CNT_UP_CH6,Upper timer trigger threshold channel 6" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "HYST_UP_CH5,Channel 5 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "CNT_UP_CH5,Upper timer trigger threshold channel 5" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "HYST_UP_CH4,Channel 4 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_UP_CH4,Upper timer trigger threshold channel 4" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xA0++0x3
|
|
line.long 0x0 "CNT8_11_LOWER,Lower Counter Trigger Level Channel 8"
|
|
bitfld.long 0x0 3.--4. "HYST_LO_CH8,Channel 8 lower hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_LO_CH8,Lower timer trigger threshold channel 8" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0xAC++0x3
|
|
line.long 0x0 "CNT8_11_UPPER,Upper Counter Trigger Level Channel 8"
|
|
bitfld.long 0x0 3.--4. "HYST_UP_CH8,Channel 8 upper hysteresis" "0: hysteresis switched off,1: hysteresis = 4,2: hysteresis = 8,3: hysteresis = 16"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "CNT_UP_CH8,Upper timer trigger threshold channel 8" "0: 1 measurement,1: 2 measurements,2: 4 measurements,3: 7 measurements"
|
|
group.long 0x14++0xB
|
|
line.long 0x0 "CTRL1,Measurement Unit Control Register 1"
|
|
hexmask.long.word 0x0 0.--8. 1. "CALIB_EN_8_0,Calibration Enable for Channels 8 to 0"
|
|
line.long 0x4 "CTRL2,Measurement Unit Control Register 2"
|
|
hexmask.long.byte 0x4 8.--11. 1. "SAMPLE_TIME_int,Sample time of ADC2"
|
|
newline
|
|
rbitfld.long 0x4 7. "MCM_RDY,Ready Signal for MCM after Power On or Reset" "0: Measurement Core Module in startup phase,1: Measurement Core Module start-up phase finished"
|
|
newline
|
|
bitfld.long 0x4 0. "MCM_PD_N,Power Down Signal for MCM" "0: Measurement Core Module disabled,1: Measurement Core Module enabled"
|
|
line.long 0x8 "CTRL4,Measurement Unit Control Register 4"
|
|
hexmask.long.word 0x8 0.--8. 1. "FILT_OUT_SEL_8_0,Output Filter Selection for Channels 0 to 8"
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTRL_STS,ADC2 Control and Status Register"
|
|
hexmask.long.byte 0x0 8.--11. 1. "IN_MUX_SEL,Channel for software mode"
|
|
newline
|
|
rbitfld.long 0x0 3. "EOC,ADC2 End of Conversion in software mode" "0: conversion still running,1: conversion has finished"
|
|
newline
|
|
bitfld.long 0x0 2. "SOS,ADC2 Start of Sampling/Conversion (software mode)" "0: no conversion is started,1: conversion is started"
|
|
newline
|
|
bitfld.long 0x0 0. "PD_N,ADC2 Power Down Signal" "0: ADC2 is powered down,1: ADC2 is switched on"
|
|
rgroup.long 0x50++0x23
|
|
line.long 0x0 "FILT_OUT0,ADC or Filter Output Channel 0"
|
|
hexmask.long.word 0x0 0.--9. 1. "OUT_CH0,ADC or filter output value channel 0"
|
|
line.long 0x4 "FILT_OUT1,ADC or Filter Output Channel 1"
|
|
hexmask.long.word 0x4 0.--9. 1. "OUT_CH1,ADC or filter output value channel 1"
|
|
line.long 0x8 "FILT_OUT2,ADC or Filter Output Channel 2"
|
|
hexmask.long.word 0x8 0.--9. 1. "OUT_CH2,ADC or filter output value channel 2"
|
|
line.long 0xC "FILT_OUT3,ADC or Filter Output Channel 3"
|
|
hexmask.long.word 0xC 0.--9. 1. "OUT_CH3,ADC or filter output value channel 3"
|
|
line.long 0x10 "FILT_OUT4,ADC or Filter Output Channel 4"
|
|
hexmask.long.word 0x10 0.--9. 1. "OUT_CH4,ADC or filter output value channel 4"
|
|
line.long 0x14 "FILT_OUT5,ADC or Filter Output Channel 5"
|
|
hexmask.long.word 0x14 0.--9. 1. "OUT_CH5,ADC or filter output value channel 5"
|
|
line.long 0x18 "FILT_OUT6,ADC or Filter Output Channel 6"
|
|
hexmask.long.word 0x18 0.--9. 1. "OUT_CH6,ADC or filter output value channel 6"
|
|
line.long 0x1C "FILT_OUT7,ADC or Filter Output Channel 7"
|
|
hexmask.long.word 0x1C 0.--9. 1. "OUT_CH7,ADC or filter output value channel 7"
|
|
line.long 0x20 "FILT_OUT8,ADC or Filter Output Channel 8"
|
|
hexmask.long.word 0x20 0.--9. 1. "OUT_CH8,ADC or filter output value channel 8"
|
|
group.long 0x78++0x3
|
|
line.long 0x0 "FILT_UPLO_CTRL,Upper and Lower Threshold Filter Enable"
|
|
bitfld.long 0x0 8. "UPLOEN_Ch8,Upper and lower threshold IIR filter enable ch 8" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "UPLOEN_Ch7,Upper and lower threshold IIR filter enable ch 7" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "UPLOEN_Ch6,Upper and lower threshold IIR filter enable ch 6" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "UPLOEN_Ch5,Upper and lower threshold IIR filter enable ch 5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "UPLOEN_Ch4,Upper and lower threshold IIR filter enable ch 4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "UPLOEN_Ch3,Upper and lower threshold IIR filter enable ch 3" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "UPLOEN_Ch2,Upper and lower threshold IIR filter enable ch 2" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "UPLOEN_Ch1,Upper and lower threshold IIR filter enable ch 1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "UPLOEN_Ch0,Upper and lower threshold IIR filter enable ch 0" "0,1"
|
|
group.long 0x48++0x3
|
|
line.long 0x0 "FILTCOEFF0_8,Filter Coefficients ADC Channel 0-8"
|
|
bitfld.long 0x0 16.--17. "A_CH8,Filter Coefficient A for ADC channel 8" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 14.--15. "A_CH7,Filter Coefficient A for ADC channel 7" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 12.--13. "A_CH6,Filter Coefficient A for ADC channel 6" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 10.--11. "A_CH5,Filter Coefficient A for ADC channel 5" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "A_CH4,Filter Coefficient A for ADC channel 4" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "A_CH3,Filter Coefficient A for ADC channel 3" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 4.--5. "A_CH2,Filter Coefficient A for ADC channel 2" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "A_CH1,Filter Coefficient A for ADC channel 1" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "A_CH0,Filter Coefficient A for ADC channel 0" "0: weight of current sample,?,2: weight of current sample,3: weight of current sample"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "MAX_TIME,Maximum Time for Software Mode"
|
|
hexmask.long.byte 0x0 0.--7. 1. "MAX_TIME,Maximum Time in Software Mode"
|
|
group.long 0xB0++0x3
|
|
line.long 0x0 "MMODE0_8,Measurement Mode of Ch 0-8"
|
|
bitfld.long 0x0 16.--17. "MSEL_Ch8,Measurement mode ch 8" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 14.--15. "MSEL_Ch7,Measurement mode ch 7" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 12.--13. "MSEL_Ch6,Measurement mode ch 6" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 10.--11. "MSEL_Ch5,Measurement mode ch 5" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "MSEL_Ch4,Measurement mode ch 4" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "MSEL_Ch3,Measurement mode ch 3" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 4.--5. "MSEL_Ch2,Measurement mode ch 2" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "MSEL_Ch1,Measurement mode ch 1" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "MSEL_Ch0,Measurement mode ch 0" "0: undervoltage/-limit measurement,?,2: overvoltage/-limit measurement,?"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "SQ0_1,Measurement Channel Enable Bits for Sequence 0-1"
|
|
hexmask.long.word 0x0 16.--24. 1. "SQ1,Sequence 1 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--8. 1. "SQ0,Sequence 0 channel enable"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "SQ2_3,Measurement Channel Enable Bits for Sequence 2-3"
|
|
hexmask.long.word 0x0 16.--24. 1. "SQ3,Sequence 3 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--8. 1. "SQ2,Sequence 2 channel enable"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "SQ4_5,Measurement Channel Enable Bits for Sequence 4 - 5"
|
|
hexmask.long.word 0x0 16.--24. 1. "SQ5,Sequence 5 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--8. 1. "SQ4,Sequence 4 channel enable"
|
|
group.long 0x2C++0x7
|
|
line.long 0x0 "SQ6_7,Measurement Channel Enable Bits for Sequence 6 - 7"
|
|
hexmask.long.word 0x0 16.--24. 1. "SQ7,Sequence 7 channel enable"
|
|
newline
|
|
hexmask.long.word 0x0 0.--8. 1. "SQ6,Sequence 6 channel enable"
|
|
line.long 0x4 "SQ8_9,Measurement Channel Enable Bits for Sequence 8"
|
|
hexmask.long.word 0x4 0.--8. 1. "SQ8,Sequence 8 channel enable"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "SQ_FB,Sequencer Feedback Register"
|
|
hexmask.long.byte 0x0 16.--19. 1. "CHx,Current active ADC2 Channel (in normal mode)"
|
|
newline
|
|
hexmask.long.byte 0x0 11.--14. 1. "SQx,Current active ADC2 Sequence (in normal mode)"
|
|
newline
|
|
bitfld.long 0x0 9. "EIM_ACTIVE,ADC2 EIM active" "0: EIM not active,1: EIM active"
|
|
newline
|
|
bitfld.long 0x0 8. "SQ_STOP,ADC2 Sequencer Stop Signal for DPP" "0: Postprocessing Sequencer in running mode,1: Postprocessing Sequencer stopped / Software Mode.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "SQ_FB,Current Sequence that caused software mode"
|
|
rgroup.long 0xBC++0x3
|
|
line.long 0x0 "STATUS,ADC2 HV Status Register"
|
|
bitfld.long 0x0 1. "READY,HVADC Ready bit" "0: Module in power down or in init phase,1: set automatically 5 ADC clock cycles after.."
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "TH0_3_LOWER,Lower Comparator Trigger Level Channel 0 -3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "THLO_CH3,Channel 3 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "THLO_CH2,Channel 2 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "THLO_CH1,Channel 1 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "THLO_CH0,Channel 0 lower trigger level"
|
|
group.long 0x8C++0x3
|
|
line.long 0x0 "TH0_3_UPPER,Upper Comparator Trigger Level Channel 0-3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "THUP_CH3,Channel 3 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "THUP_CH2,Channel 2 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "THUP_CH1,Channel 1 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "THUP_CH0,Channel 0 upper trigger level"
|
|
group.long 0x84++0x3
|
|
line.long 0x0 "TH4_7_LOWER,Lower Comparator Trigger Level Channel 4 to 7"
|
|
hexmask.long.byte 0x0 24.--31. 1. "THLO_CH7,Channel 7 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "THLO_CH6,Channel 6 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "THLO_CH5,Channel 5 lower trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "THLO_CH4,Channel 4 lower trigger level"
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "TH4_7_UPPER,Upper Comparator Trigger Level Channel 4 -7"
|
|
hexmask.long.byte 0x0 24.--31. 1. "THUP_CH7,Channel 7 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--23. 1. "THUP_CH6,Channel 6 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "THUP_CH5,Channel 5 upper trigger level"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "THUP_CH4,Channel 4 upper trigger level"
|
|
group.long 0x88++0x3
|
|
line.long 0x0 "TH8_11_LOWER,Lower Comparator Trigger Level Channel 8"
|
|
hexmask.long.byte 0x0 0.--7. 1. "THLO_CH8,Channel 8 lower trigger level"
|
|
group.long 0x94++0x3
|
|
line.long 0x0 "TH8_11_UPPER,Upper Comparator Trigger Level Channel 8"
|
|
hexmask.long.byte 0x0 0.--7. 1. "THUP_CH8,Channel 8 upper trigger level"
|
|
tree.end
|
|
tree.end
|
|
tree "BDRV (Bridge Driver)"
|
|
base ad:0x40034000
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "ASEQC,Adaptive Slewrate Sequencer Control Register"
|
|
bitfld.long 0x0 23. "HB2OFFHYSTEN,Half Bridge 2 Optimizer Hysteresis for Switch Off Enable Bit" "0: current optimizer hysteresis is not enabled,1: current optimizer hysteresis is enabled"
|
|
newline
|
|
bitfld.long 0x0 22. "HB2ONHYSTEN,Half Bridge 2 Optimizer Hysteresis for Switch On Enable Bit" "0: current optimizer hysteresis is not enabled,1: current optimizer hysteresis is enabled"
|
|
newline
|
|
bitfld.long 0x0 21. "HB2OPTOFFACT,Half Bridge 2 Optimizer for Switch Off Active Bit" "0: current optimizer is not active,1: current optimizer is active"
|
|
newline
|
|
bitfld.long 0x0 20. "HB2OPTONACT,Half Bridge 2 Optimizer for Switch On Active Bit" "0: current optimizer is not active,1: current optimizer is active"
|
|
newline
|
|
bitfld.long 0x0 17. "HB2ASMOFFEN,Half Bridge 2 Adaptive Sequencer Mode for Switch Off Enable" "0: adaptive slew rate sequencer is disabled,1: adaptive slew rate sequencer is enabled"
|
|
newline
|
|
bitfld.long 0x0 16. "HB2ASMONEN,Half Bridge 2 Adaptive Sequencer Mode for Switch On Enable" "0: adaptive slew rate sequencer is disabled,1: adaptive slew rate sequencer is enabled"
|
|
newline
|
|
bitfld.long 0x0 7. "HB1OFFHYSTEN,Half Bridge 1 Optimizer Hysteresis for Switch Off Enable Bit" "0: current optimizer hysteresis is not enabled,1: current optimizer hysteresis is enabled"
|
|
newline
|
|
bitfld.long 0x0 6. "HB1ONHYSTEN,Half Bridge 1 Optimizer Hysteresis for Switch On Enable Bit" "0: current optimizer hysteresis is not enabled,1: current optimizer hysteresis is enabled"
|
|
newline
|
|
bitfld.long 0x0 5. "HB1OPTOFFACT,Half Bridge 1 Optimizer for Switch Off Active Bit" "0: current optimizer is not active,1: current optimizer is active"
|
|
newline
|
|
bitfld.long 0x0 4. "HB1OPTONACT,Half Bridge 1 Optimizer for Switch On Active Bit" "0: current optimizer is not active,1: current optimizer is active"
|
|
newline
|
|
bitfld.long 0x0 1. "HB1ASMOFFEN,Half Bridge 1 Adaptive Sequencer Mode for Switch Off Enable" "0: adaptive slew rate sequencer is disabled,1: adaptive slew rate sequencer is enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "HB1ASMONEN,Half Bridge 1 Adaptive Sequencer Mode for Switch On Enable" "0: adaptive slew rate sequencer is disabled,1: adaptive slew rate sequencer is enabled"
|
|
group.long 0xD8++0x3
|
|
line.long 0x0 "ASEQERRCNT,Adaptive Slewrate Sequencer Error Counter Control Register"
|
|
bitfld.long 0x0 20.--21. "HB2MFERRCNT,Half Bridge 2-Measurement Failure Error Counter Setting" "0: Error Flag is set after 4 Events,?,2: Error Flag is set after 8 Events,3: Error Flag is set after 15 Events"
|
|
newline
|
|
bitfld.long 0x0 18.--19. "HB2T12ONERRCNT,Half Bridge 2-T12 On Error Counter Setting" "0: Error Flag is set after 4 Events,?,2: Error Flag is set after 8 Events,3: Error Flag is set after 15 Events"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "HB2T1OFFERRCNT,Half Bridge 2-T1 Off Error Counter Setting" "0: Error Flag is set after 4 Events,?,2: Error Flag is set after 8 Events,3: Error Flag is set after 15 Events"
|
|
newline
|
|
bitfld.long 0x0 4.--5. "HB1MFERRCNT,Half Bridge 1-Measurement Failure Error Counter Setting" "0: Error Flag is set after 4 Events,?,2: Error Flag is set after 8 Events,3: Error Flag is set after 15 Events"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "HB1T12ONERRCNT,Half Bridge 1-T12 On Error Counter Setting" "0: Error Flag is set after 4 Events,?,2: Error Flag is set after 8 Events,3: Error Flag is set after 15 Events"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "HB1T1OFFERRCNT,Half Bridge 1-T1 Off Error Counter Setting" "0: Error Flag is set after 4 Events,?,2: Error Flag is set after 8 Events,3: Error Flag is set after 15 Events"
|
|
group.long 0xB4++0x3
|
|
line.long 0x0 "ASEQIOFFMAX,Adaptive Slewrate Sequencer Off Phase Maximum Current Setting"
|
|
hexmask.long.byte 0x0 0.--5. 1. "I1OFFMAX,Slew rate sequencer off-phase 1 max. current setting"
|
|
group.long 0xA4++0x3
|
|
line.long 0x0 "ASEQIOFFMIN,Adaptive Slewrate Sequencer Off Phase Minimum Current Setting"
|
|
hexmask.long.byte 0x0 0.--5. 1. "I1OFFMIN,Slew rate sequencer off-phase 1 min. current setting"
|
|
group.long 0xB0++0x3
|
|
line.long 0x0 "ASEQIONMAX,Adaptive Slewrate Sequencer On Phase Maximum Current Setting"
|
|
hexmask.long.byte 0x0 0.--5. 1. "I1ONMAX,Slew rate sequencer on-phase 1 max. current setting"
|
|
group.long 0xA0++0x3
|
|
line.long 0x0 "ASEQIONMIN,Adaptive Slewrate Sequencer On Phase Minimum Current Setting"
|
|
hexmask.long.byte 0x0 0.--5. 1. "I1ONMIN,Slew rate sequencer on-phase 1 min. current setting"
|
|
rgroup.long 0x94++0x3
|
|
line.long 0x0 "ASEQSTS,Adaptive Slewrate Sequencer Status Register"
|
|
bitfld.long 0x0 31. "HB2ONMF,Half Bridge 2- On Adaptive Mode Measurement Failure" "0: No Measurement Failure,1: Measurement Failure"
|
|
newline
|
|
bitfld.long 0x0 30. "HB2OFFMF,Half Bridge 2- Off Adaptive Mode Measurement Failure" "0: No Measurement Failure,1: Measurement Failure"
|
|
newline
|
|
bitfld.long 0x0 23. "HB2I1ONMIN,Half Bridge 2-I1 On Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 22. "HB2T12ONMIN,Half Bridge 2-T12 On Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 21. "HB2I1ONMAX,Half Bridge 2-I1 On Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 20. "HB2T12ONMAX,Half Bridge 2-T12 On Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 19. "HB2I1OFFMIN,Half Bridge 2-I1 Off Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 18. "HB2T1OFFMIN,Half Bridge 2-T1 Off Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 17. "HB2I1OFFMAX,Half Bridge 2-I1 Off Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 16. "HB2T1OFFMAX,Half Bridge 2-T1 Off Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 15. "HB1ONMF,Half Bridge 1-On Adaptive Mode Measurement Failure" "0: No Measurement Failure,1: Measurement Failure"
|
|
newline
|
|
bitfld.long 0x0 14. "HB1OFFMF,Half Bridge 1-Off Adaptive Mode Measurement Failure" "0: No Measurement Failure,1: Measurement Failure"
|
|
newline
|
|
bitfld.long 0x0 7. "HB1I1ONMIN,Half Bridge 1-I1 On Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 6. "HB1T12ONMIN,Half Bridge 1-T12 On Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 5. "HB1I1ONMAX,Half Bridge 1-I1 On Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 4. "HB1T12ONMAX,Half Bridge 1-T12 On Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 3. "HB1I1OFFMIN,Half Bridge 1-I1 Off Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 2. "HB1T1OFFMIN,Half Bridge 1-T1 Off Min Value reached" "0: Min Value not reached,1: Min Value reached"
|
|
newline
|
|
bitfld.long 0x0 1. "HB1I1OFFMAX,Half Bridge 1-I1 Off Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
newline
|
|
bitfld.long 0x0 0. "HB1T1OFFMAX,Half Bridge 1-T1 Off Max Value reached" "0: Max Value not reached,1: Max Value reached"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "CP_CLK_CTRL,Charge Pump Clock Control Register"
|
|
bitfld.long 0x0 16. "CPCLKDIS_SET,Charge Pump Clock Set If Disabled" "0: Charge Pump Clock is 0 if disabled,1: Charge Pump Clock is 1 if disabled"
|
|
newline
|
|
bitfld.long 0x0 15. "CPCLK_EN,Charge Pump Clock Enable" "0: Charge Pump Clock is switched off and has value..,1: Charge Pump Clock is running"
|
|
newline
|
|
bitfld.long 0x0 13.--14. "F_CP,MSB of CP_CLK divider" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--12. 1. "DITH_UPPER,CP_CLK upper frequency boundary during dithering"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--4. 1. "DITH_LOWER,CP_CLK lower frequency boundary during dithering"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "CP_CTRL,Charge Pump Control and Status Register"
|
|
bitfld.long 0x0 29.--30. "CP_STAGE_SEL,Charge Pump Output Voltage Trimming" "0: single stage mode enable (1st stage),?,2: single stage mode enable (2nd stage),3: automatic switch to single stage mode above 18V.."
|
|
newline
|
|
bitfld.long 0x0 28. "VCP14_15V_SEL,Charge Pump 15V/14V Output Voltage Sel" "0: output voltage set to 14V,1: output voltage set to 15V"
|
|
newline
|
|
bitfld.long 0x0 26.--27. "VTHVCP_TRIM,Charge Pump Output Voltage Trimming" "0: plus 0.5V nom at 15V,?,2: plus 1.0V nom at 15V,3: plus 1.5V nom at 15V"
|
|
newline
|
|
bitfld.long 0x0 25. "VCP9V_SET,Charge Pump 9 V Output Voltage Set" "0: output voltage set according to VCP14_15V_SEL,1: output voltage set to 9V"
|
|
newline
|
|
bitfld.long 0x0 24. "CPLOPWRM_EN,Charge Pump Low Power Mode Enable" "0: low power mode inactive,1: low power mode active"
|
|
newline
|
|
bitfld.long 0x0 22. "DRVx_VSDUP_DIS,Driver On VSD Upper Voltage Disable" "0: DRVx on VSD overvoltage enable.,1: DRVx on VSD overvoltage disable."
|
|
newline
|
|
bitfld.long 0x0 20. "DRVx_VSDLO_DIS,Driver On VSD Lower Voltage Disable" "0: DRVx on VSD undervoltage enable.,1: DRVx on VSD undervoltage disable."
|
|
newline
|
|
bitfld.long 0x0 18. "DRVx_VCPUP_DIS,Driver On Charge Pump Upper Voltage Disable" "0: DRVx on Charge Pumpe overvoltage enable.,1: DRVx on Charge Pump overvoltage disable."
|
|
newline
|
|
bitfld.long 0x0 17. "DRVx_VCPLO_SDEN,Driver Charge Pump Low Voltage Shut-Down" "0: DRVx Shut-Down for Charge Pump undervoltage..,1: DRVx Shut-Down for Charge Pump undervoltage.."
|
|
newline
|
|
bitfld.long 0x0 16. "DRVx_VCPLO_DIS,Driver On Charge Pump Low Voltage Disable" "0: DRVx on Charge Pump undervoltage enable.,1: DRVx on Charge Pump undervoltage disable."
|
|
newline
|
|
bitfld.long 0x0 2. "CP_RDY_EN,Bridge Driver on Charge Pump Ready Enable" "0: Bridge Driver can be immediately enabled,1: Bridge Driver can only be enabled when Charge.."
|
|
newline
|
|
bitfld.long 0x0 0. "CP_EN,Charge Pump Enable" "0: Charge Pump circuit power off,1: Charge Pump circuit power on"
|
|
wgroup.long 0x44++0x3
|
|
line.long 0x0 "CP_IRQCLR,Charge Pump Interrupt Status Clear Register"
|
|
bitfld.long 0x0 31. "VSD_UPTH_SC,Driver Supply MU High Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 29. "VSD_LOTH_SC,Driver Supply MU Low Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 27. "VCP_UPTH_SC,Charge Pump MU High Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 25. "VCP_LOTH1_SC,Charge Pump MU Low Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "VCP_OTSD_SC,Charge Pump Over-temperature Shutdown Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 16. "VCP_OTW_SC,Charge Pump Over-temperature Warning Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 15. "VSD_UPTH_ISC,Driver Supply MU High Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "VSD_LOTH_ISC,Driver Supply MU Low Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "VCP_UPTH_ISC,Charge Pump MU High Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "VCP_LOTH1_ISC,Charge Pump MU Low Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "VCP_OTSD_ISC,Charge Pump Over-temperature Shutdown Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "VCP_OTW_ISC,Charge Pump Over-temperature Warning Interrupt Status Clear" "0,1"
|
|
group.long 0x48++0x3
|
|
line.long 0x0 "CP_IRQEN,Charge Pump Interrupt Enable Register"
|
|
bitfld.long 0x0 15. "VSD_UPTH_IEN,Driver Supply MU High Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "VSD_LOTH_IEN,Driver Supply MU Low Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "VCP_UPTH_IEN,Charge Pump MU High Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "VCP_LOTH1_IEN,Charge Pump MU Low Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "VCP_OTSD_IEN,Charge Pump Over-temperature Shutdown Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "VCP_OTW_IEN,Charge Pump Over-temperature Warning Interrupt Enable" "0,1"
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "CP_IRQS,Charge Pump Status Register"
|
|
bitfld.long 0x0 31. "VSD_UPTH_STS,Driver Supply MU High Status" "0: Driver Supply Voltage ok no overvoltage detected,1: Driver Supply Voltage too high overvoltage on.."
|
|
newline
|
|
bitfld.long 0x0 29. "VSD_LOTH_STS,Driver Supply MU Low Status" "0: Driver Supply Voltage ok no undervoltage detected.,1: Driver Supply Voltage too low undervoltage on.."
|
|
newline
|
|
bitfld.long 0x0 27. "VCP_UPTH_STS,Charge Pump MU High Status" "0: Charge Pump Output Voltage ok no overvoltage..,1: Charge Pump Output Voltage too high overvoltage.."
|
|
newline
|
|
bitfld.long 0x0 25. "VCP_LOTH1_STS,Charge Pump MU Low Status" "0: Charge Pump Output Voltage ok no undervoltage..,1: Charge Pump Output Voltage too low undervoltage.."
|
|
newline
|
|
bitfld.long 0x0 20. "VCP_OTSD_STS,Charge Pump Overtemperature Shutdown Status" "0: Charge Pump Overtemperature Shutdown Threshold..,1: Charge Pump Overtemperature Shutdown.."
|
|
newline
|
|
bitfld.long 0x0 16. "VCP_OTW_STS,Charge Pump Overtemperature Warning Status" "0: Charge Pump Temperature ok no charge pump..,1: harge Pump Overtemperature Warning.."
|
|
newline
|
|
bitfld.long 0x0 15. "VSD_UPTH_IS,Driver Supply MU High Interrupt Status" "0: Driver Supply Voltage ok no overvoltage detected,1: Driver Supply Voltage too high overvoltage on.."
|
|
newline
|
|
bitfld.long 0x0 13. "VSD_LOTH_IS,Driver Supply MU Low Interrupt Status" "0: Driver Supply Voltage ok no undervoltage detected.,1: Driver Supply Voltage too low undervoltage on.."
|
|
newline
|
|
bitfld.long 0x0 11. "VCP_UPTH_IS,Charge Pump MU High Interrupt Status" "0: Charge Pump Output Voltage ok no overvoltage..,1: Charge Pump Output Voltage too high overvoltage.."
|
|
newline
|
|
bitfld.long 0x0 9. "VCP_LOTH1_IS,Charge Pump MU Low Interrupt Status" "0: Charge Pump Output Voltage ok no undervoltage..,1: Charge Pump Output Voltage too low undervoltage.."
|
|
newline
|
|
bitfld.long 0x0 4. "VCP_OTSD_IS,Charge Pump Overtemperature Shutdown Interrupt Status" "0: Charge Pump Overtemperature Shutdown Threshold..,1: Charge Pump Overtemperature Shutdown.."
|
|
newline
|
|
bitfld.long 0x0 0. "VCP_OTW_IS,Charge Pump Overtemperature Warning Interrupt Status" "0: Charge Pump Temperature ok no charge pump..,1: Charge Pump Overtemperature Warning.."
|
|
group.long 0x0++0xB
|
|
line.long 0x0 "CTRL1,H-Bridge Driver Control 1"
|
|
bitfld.long 0x0 31. "HS2_OC_DIS,High Side Driver Overcurrent Shutdown Select" "0: all bridges will be shut down in case of..,1: only local driver will be shut down in case of.."
|
|
newline
|
|
rbitfld.long 0x0 29. "HS2_SUPERR_STS,High Side Driver 2 Supply Error Status" "0: supply is in required range.,1: detected; this flag is an OR of the VSD_x_STS.."
|
|
newline
|
|
bitfld.long 0x0 27. "HS2_DCS_EN,High Side Driver 2 Diagnosis Current Source Enable" "0: disable current source,1: enable current source; short diagnosis can be.."
|
|
newline
|
|
bitfld.long 0x0 26. "HS2_ON,High Side Driver 2 On" "0: Driver off,1: Driver on"
|
|
newline
|
|
bitfld.long 0x0 25. "HS2_PWM,High Side Driver 2 PWM Enable" "0: disables control by PWM input,1: enables control by PWM input"
|
|
newline
|
|
bitfld.long 0x0 24. "HS2_EN,High Side Driver 2 Enable" "0: Driver circuit power off,1: Driver circuit power on"
|
|
newline
|
|
bitfld.long 0x0 23. "HS1_OC_DIS,High Side Driver Overcurrent Shutdown Select" "0: all bridges will be shut down in case of..,1: only local driver will be shut down in case of.."
|
|
newline
|
|
rbitfld.long 0x0 21. "HS1_SUPERR_STS,High Side Driver 1 Supply Error Status" "0: supply is in required range.,1: detected; this flag is an OR of the VDS_x_STS.."
|
|
newline
|
|
bitfld.long 0x0 19. "HS1_DCS_EN,High Side Driver 1 Diagnosis Current Source Enable" "0: disable current source,1: enable current source; short diagnosis can be.."
|
|
newline
|
|
bitfld.long 0x0 18. "HS1_ON,High Side Driver 1 On" "0: Driver off,1: Driver on"
|
|
newline
|
|
bitfld.long 0x0 17. "HS1_PWM,High Side Driver 1 PWM Enable" "0: disables control by PWM input,1: enables control by PWM input"
|
|
newline
|
|
bitfld.long 0x0 16. "HS1_EN,High Side Driver 1 Enable" "0: Driver circuit power off,1: Driver circuit power on"
|
|
newline
|
|
bitfld.long 0x0 15. "LS2_OC_DIS,Low Side Driver Overcurrent Shutdown Select" "0: all bridges will be shut down in case of..,1: only local driver will be shut down in case of.."
|
|
newline
|
|
rbitfld.long 0x0 13. "LS2_SUPERR_STS,Low Side Driver 2 Supply Error Status" "0: supply is in required range.,1: detected; this flag is an OR of the VDS_x_STS.."
|
|
newline
|
|
bitfld.long 0x0 10. "LS2_ON,Low Side Driver 2 On" "0: Driver off,1: Driver on"
|
|
newline
|
|
bitfld.long 0x0 9. "LS2_PWM,Low Side Driver 2 PWM Enable" "0: disables control by PWM input,1: enables control by PWM input"
|
|
newline
|
|
bitfld.long 0x0 8. "LS2_EN,Low Side Driver 2 Enable" "0: Driver circuit power off,1: Driver circuit power on"
|
|
newline
|
|
bitfld.long 0x0 7. "LS1_OC_DIS,Low Side Driver 1 Overcurrent Shutdown Select" "0: all bridges will be shut down in case of..,1: only local driver will be shut down in case of.."
|
|
newline
|
|
rbitfld.long 0x0 5. "LS1_SUPERR_STS,Low Side Driver 1 Supply Error Status" "0: supply is in required range.,1: detected; this flag is an OR of the VDS_x_STS.."
|
|
newline
|
|
bitfld.long 0x0 2. "LS1_ON,Low Side Driver 1 On" "0: Driver off,1: Driver on"
|
|
newline
|
|
bitfld.long 0x0 1. "LS1_PWM,Low Side Driver 1 PWM Enable" "0: disables control by PWM input,1: enables control by PWM input"
|
|
newline
|
|
bitfld.long 0x0 0. "LS1_EN,Low Side Driver 1 Enable" "0: Driver circuit power off,1: Driver circuit power on"
|
|
line.long 0x4 "CTRL2,H-Bridge Driver Control 2"
|
|
bitfld.long 0x4 31. "DLY_DIAG_DIRSEL,Ext. power diag timer on / off select" "0: measure turn off time,1: measure turn on time"
|
|
newline
|
|
bitfld.long 0x4 28.--30. "DLY_DIAG_CHSEL,Ext. power diag timer channel select" "0: measure LS2 on/off delay time.,?,?,?,?,5: measure HS1 on/off delay time.,6: measure HS2 on/off delay time.,?"
|
|
newline
|
|
rbitfld.long 0x4 27. "DLY_DIAG_STS,Ext. power diag timer valid flag" "0: diag timer measurement ongoing,1: diag timer measurement finished"
|
|
newline
|
|
bitfld.long 0x4 26. "DLY_DIAG_SCLR,Ext. power diag timer valid flag clear" "0,1"
|
|
newline
|
|
hexmask.long.word 0x4 16.--25. 1. "DLY_DIAG_TIM,Ext. power diag timer result register"
|
|
newline
|
|
bitfld.long 0x4 3. "HB2OFFSEQCNF,Half Bridge 2 Off Sequencer Configuration" "0: OFF-Sequencer is disabled and driver operates..,1: OFF-Sequencer is enabled."
|
|
newline
|
|
bitfld.long 0x4 2. "HB1OFFSEQCNF,Half Bridge 1 Off Sequencer Configuration" "0: OFF-Sequencer is disabled and driver operates..,1: OFF-Sequencer is enabled."
|
|
newline
|
|
bitfld.long 0x4 1. "HB2ONSEQCNF,Half Bridge 2 On Sequencer Configuration" "0: ON-Sequencer is disabled and driver operates..,1: ON-Sequencer is enabled."
|
|
newline
|
|
bitfld.long 0x4 0. "HB1ONSEQCNF,Half Bridge 1 On Sequencer Configuration" "0: ON-Sequencer is disabled and driver operates..,1: ON-Sequencer is enabled."
|
|
line.long 0x8 "CTRL3,H-Bridge Driver Control 3"
|
|
bitfld.long 0x8 30. "DRV_CCP_DIS,Dynamic cross conduction protection Disable" "0: dynamic ccp is active.,1: dynamic ccp is disabled delayed gate clamp.."
|
|
newline
|
|
bitfld.long 0x8 28.--29. "DRV_CCP_TMUL,Multiplier bits for cross conduction time settings in register DRV_CCP_TIMSEL" "0: DRV_CCP_TIMSEL value is multiplied by 2,?,2: DRV_CCP_TIMSEL value is multiplied by 4,3: DRV_CCP_TIMSEL value is multiplied by 8"
|
|
newline
|
|
bitfld.long 0x8 24.--25. "DRV_CCP_TIMSEL,Minimum cross conduction protection time setting" "0: 400ns cross conduction protection time,?,2: 800ns cross conduction protection time,3: 1.6us cross conduction protection time"
|
|
newline
|
|
bitfld.long 0x8 16.--18. "DSMONVTH,Voltage Threshold for Drain-Source Monitoring of external FETs" "0: Threshold 3 for VDS at 0.75 V,?,?,?,4: Threshold 4 for VDS at 1.00 V,5: Threshold 5 for VDS at 1.25 V,6: Threshold 6 for VDS at 1.50 V,7: Threshold 7 for VDS at 1.75 V"
|
|
group.long 0xE0++0x3
|
|
line.long 0x0 "DCTRIM_DRVx,Current Trimming of Driver"
|
|
bitfld.long 0x0 16.--18. "COMPENS_LS,Gain Settings for Low Side Charge Current Compensation" "0: gain setting 3,?,?,?,4: gain setting 4 (max),?,?,?"
|
|
newline
|
|
bitfld.long 0x0 8.--10. "COMPENS_HS,Current Settings for High Side Charge Current Compensation" "0: gain setting 3,?,?,?,4: gain setting 4 (max),?,?,?"
|
|
group.long 0xBC++0x3
|
|
line.long 0x0 "HB1ASEQOFFVAL,Half Bridge 1 Adaptive Sequencer Off Values"
|
|
bitfld.long 0x0 31. "HB1_OFFVALVF_CLR,Half Bridge 1-Turn off slew rate values Valid Flag - Clear." "0: no clear of HB1_OFFVALVF flag,1: clear of HB1_OFFVALVF flag"
|
|
newline
|
|
bitfld.long 0x0 30. "HB1_OFFVALVF,Half Bridge 1-Turn off slew rate values - Valid Flag." "0: no new valid LS1/HS1_OFF values available,1: LS1/HS1_OFF fields contain valid data and have.."
|
|
newline
|
|
rbitfld.long 0x0 22. "HB1_T2MERR,Half Bridge 1-T2 Measurement Error." "0: T2 value valid,1: T2 value not valid - Measurement Error"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1_T2OFFCNT,Half Bridge 1-Turn off slew rate-time value measured from beginning of phase 2 to end of phase 2."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB1_I1OFFVAL,Half Bridge 1-slew rate sequencer off-phase 1 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB1_T1OFFCNT,Half Bridge 1-Turn off slew rate-time value measured from beginning of phase 1 to end of phase 1."
|
|
group.long 0xB8++0x3
|
|
line.long 0x0 "HB1ASEQONVAL,Half Bridge 1 Adaptive Sequencer On Values"
|
|
bitfld.long 0x0 31. "HB1_ONVALVF_CLR,Half Bridge 1-Turn on slew rate values Valid Flag - Clear." "0: no clear of HB1_ONVALVF flag,1: clear of HB1_ONVALVF flag"
|
|
newline
|
|
bitfld.long 0x0 30. "HB1_ONVALVF,Half Bridge 1-Turn on slew rate values - Valid Flag." "0: no new valid LS1/HS1_ON values available,1: LS1/HS1_ON fields contain valid data and have.."
|
|
newline
|
|
rbitfld.long 0x0 22. "HB1_T3MERR,Half Bridge 1-T3 Measurement Error." "0: T3 value valid,1: T3 value not valid - Measurement Error"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1_T3ONCNT,Half Bridge 1-Turn on slew rate-time value measured from beginning of phase 3 to end of phase 3."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB1_I1ONVAL,Half Bridge 1-slew rate sequencer on-phase 1 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB1_T12ONCNT,Half Bridge 1-Turn on slew rate-time value measured from beginning of phase 1 to end of phase 2."
|
|
group.long 0xD4++0x3
|
|
line.long 0x0 "HB2ASEQOFFVAL,Half Bridge 2 Adaptive Sequencer Off Values"
|
|
bitfld.long 0x0 31. "HB2_OFFVALVF_CLR,Half Bridge 2-Turn off slew rate values Valid Flag - Clear." "0: no clear of HB2_OFFVALVF flag,1: clear of HB2_OFFVALVF flag"
|
|
newline
|
|
bitfld.long 0x0 30. "HB2_OFFVALVF,Half Bridge 2-Turn off slew rate values - Valid Flag." "0: no new valid LS2/HS2_OFF values available,1: LS2/HS2_OFF fields contain valid data and have.."
|
|
newline
|
|
rbitfld.long 0x0 22. "HB2_T2MERR,Half Bridge 2-T2 Measurement Error." "0: T2 value valid,1: T2 value not valid - Measurement Error"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2_T2OFFCNT,Half Bridge 2-Turn off slew rate-time value measured from beginning of phase 2 to end of phase 2."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_I1OFFVAL,Half Bridge 2-slew rate sequencer off-phase 1 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB2_T1OFFCNT,Half Bridge 2-Turn off slew rate-time value measured from beginning of phase 1 to end of phase 1."
|
|
group.long 0xD0++0x3
|
|
line.long 0x0 "HB2ASEQONVAL,Half Bridge 2 Adaptive Sequencer On Values"
|
|
bitfld.long 0x0 31. "HB2_ONVALVF_CLR,Half Bridge 2-Turn on slew rate values Valid Flag - Clear." "0: no clear of HB2_ONVALVF flag,1: clear of HB2_ONVALVF flag"
|
|
newline
|
|
bitfld.long 0x0 30. "HB2_ONVALVF,Half Bridge 2-Turn on slew rate values - Valid Flag." "0: no new valid LS2/HS2_ON values available,1: LS2/HS2_ON fields contain valid data and have.."
|
|
newline
|
|
rbitfld.long 0x0 22. "HB2_T3MERR,Half Bridge 2-T3 Measurement Error." "0: T3 value valid,1: T3 value not valid - Measurement Error"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2_T3ONCNT,Half Bridge 2-Turn on slew rate-time value measured from beginning of phase 3 to end of phase 3."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_I1ONVAL,Half Bridge 2-slew rate sequencer on-phase 1 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB2_T12ONCNT,Half Bridge 2-Turn on slew rate-time value measured from beginning of phase 1 to end of phase 2."
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "IGATECLMPOFFC,Gate Current Clamping Value in OFF State"
|
|
hexmask.long.byte 0x0 24.--29. 1. "HB2AF_ICLMPOFF,Half Bridge 2-active freewheeling-current clamping value for OFF state"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1AF_ICLMPOFF,Half Bridge 1-active freewheeling-current clamping value for OFF state"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_ICLMPOFF,Half Bridge 2-current clamping value for OFF state"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB1_ICLMPOFF,Half Bridge 1-current clamping value for OFF state"
|
|
group.long 0x30++0x3
|
|
line.long 0x0 "IGATECLMPONC,Gate Current Clamping Value in ON State"
|
|
hexmask.long.byte 0x0 24.--29. 1. "HB2AF_ICLMPON,Half Bridge 2-active freewheeling-current clamping value for ON state"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1AF_ICLMPON,Half Bridge 1-active freewheeling-current clamping value for ON state"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_ICLMPON,Half Bridge 2-current clamping value for ON state"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB1_ICLMPON,Half Bridge 1-current clamping value for ON state"
|
|
wgroup.long 0xF4++0x3
|
|
line.long 0x0 "IRQCLR,H-Bridge Driver Interrupt Status Clear Register"
|
|
bitfld.long 0x0 31. "SEQ_ERR_ISC,Driver Sequence Error Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 30. "HS2_OC_ISC,External High Side 2 FET Over-current Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 29. "HS2_DS_SC,High Side Driver 2 Drain Source Monitoring Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 28. "HS2_DS_ISC,High Side Driver 2 Drain Source Monitoring Interrupt Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 22. "HS1_OC_ISC,External High Side 1 FET Over-current Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 21. "HS1_DS_SC,High Side Driver 1 Drain Source Monitoring Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "HS1_DS_ISC,High Side Driver 1 Drain Source Monitoring Interrupt Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 14. "LS2_OC_ISC,External Low Side 2 FET Over-current Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "LS2_DS_SC,Low Side Driver 2 Drain Source Monitoring Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 12. "LS2_DS_ISC,Low Side Driver 2 Drain Source Monitoring Interrupt Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "LS1_OC_ISC,External Low Side 1 FET Over-current Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "LS1_DS_SC,Low Side Driver 1 Drain Source Monitoring Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LS1_DS_ISC,Low Side Driver 1 Drain Source Monitoring Interrupt Status Clear in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "HB2_ASEQ_ISC,Half Bridge 2 Adaptive Sequencer Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "HB1_ASEQ_ISC,Half Bridge 1 Adaptive Sequencer Interrupt Status Clear" "0,1"
|
|
group.long 0xF8++0x3
|
|
line.long 0x0 "IRQEN,H-Bridge Driver Control"
|
|
bitfld.long 0x0 31. "SEQ_ERR_IEN,Driver Sequence Error Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 30. "HS2_OC_IEN,External High Side 2 FET Over-current Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 28. "HS2_DS_IEN,High Side Driver 2 Drain Source Monitoring Interrupt Enable in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 22. "HS1_OC_IEN,External High Side 1 FET Over-current Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "HS1_DS_IEN,High Side Driver 1 Drain Source Monitoring Interrupt Enable in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 14. "LS2_OC_IEN,External Low Side 2 FET Over-current Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 12. "LS2_DS_IEN,Low Side Driver 2 Drain Source Monitoring Interrupt Enable in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "LS1_OC_IEN,External Low Side 1 FET Over-current Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "LS1_DS_IEN,Low Side Driver 1 Drain Source Monitoring Interrupt Enable in OFF-State" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "HB2_ASEQ_IEN,Half Bridge 2 Adaptive Sequencer Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "HB1_ASEQ_IEN,Half Bridge 1 Adaptive Sequencer Interrupt Enable" "0,1"
|
|
group.long 0xF0++0x3
|
|
line.long 0x0 "IRQS,H-Bridge Driver Interrupt Status"
|
|
bitfld.long 0x0 31. "SEQ_ERR_IS,Driver Sequence Error Interrupt Status" "0: no cross current,1: HS and LS of same bridge concurrently activated.."
|
|
newline
|
|
bitfld.long 0x0 30. "HS2_OC_IS,External High Side 2 FET Over-current Interrupt Status" "0: no over-current Condition occurred.,1: over-current occurred; switch is automatically.."
|
|
newline
|
|
bitfld.long 0x0 29. "HS2_DS_STS,High Side Driver 2 Drain Source Monitoring Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 28. "HS2_DS_IS,High Side Driver 2 Drain Source Monitoring Interrupt Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 22. "HS1_OC_IS,External High Side 1 FET Over-current Interrupt Status" "0: no over-current Condition occurred.,1: over-current occurred; switch is automatically.."
|
|
newline
|
|
bitfld.long 0x0 21. "HS1_DS_STS,High Side Driver 1 Drain Source Monitoring Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 20. "HS1_DS_IS,High Side Driver 1 Drain Source Monitoring Interrupt Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 14. "LS2_OC_IS,External Low Side 2 FET Over-current Interrupt Status" "0: no over-current Condition occurred.,1: over-current occurred; switch is automatically.."
|
|
newline
|
|
bitfld.long 0x0 13. "LS2_DS_STS,Low Side Driver 2 Drain Source Monitoring Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 12. "LS2_DS_IS,Low Side Driver 2 Drain Source Monitoring Interrupt Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 6. "LS1_OC_IS,External Low Side 1 FET Over-current Interrupt Status" "0: no over-current Condition occurred.,1: over-current occurred; switch is automatically.."
|
|
newline
|
|
bitfld.long 0x0 5. "LS1_DS_STS,Low Side Driver 1 Drain Source Monitoring Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 4. "LS1_DS_IS,Low Side Driver 1 Drain Source Monitoring Interrupt Status in OFF-State" "0: no short detected.,1: short detected."
|
|
newline
|
|
bitfld.long 0x0 1. "HB2_ASEQ_IS,Half Bridge 2 Adaptive Sequencer Interrupt Status" "0: no sequencer Error detected.,1: sequencer Error detected."
|
|
newline
|
|
bitfld.long 0x0 0. "HB1_ASEQ_IS,Half Bridge 1 Adaptive Sequencer Interrupt Status" "0: no sequencer Error detected.,1: sequencer Error detected."
|
|
group.long 0xAC++0x3
|
|
line.long 0x0 "OFFASEQTMAX,Adaptive Slewrate Off Sequencer Maximum Time Setting"
|
|
hexmask.long.byte 0x0 0.--7. 1. "T1OFFMAX,Slew rate sequencer off-phase 1 max. time setting"
|
|
group.long 0x9C++0x3
|
|
line.long 0x0 "OFFASEQTMIN,Turn OFF Adaptive Slewrate Sequencer Minimum Time Setting"
|
|
hexmask.long.byte 0x0 12.--15. 1. "HB2T1OFFADDDLY,HB2 adaptive sequencer T1OFF additional delay setting."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--11. 1. "HB1T1OFFADDDLY,HB1 adaptive sequencer T1OFF additional delay setting."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "T1OFFMIN,Slew rate sequencer off-phase 1 min. time setting"
|
|
group.long 0x54++0x3
|
|
line.long 0x0 "OFFSEQHB1IC,Turn-off Slewrate Sequencer Half Bridge 1 Current Control"
|
|
hexmask.long.byte 0x0 24.--29. 1. "HB1_I4OFF,Half Bridge 1-slew rate sequencer off-phase 4 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1_I3OFF,Half Bridge 1-slew rate sequencer off-phase 3 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB1_I2OFF,Half Bridge 1-slew rate sequencer-off phase 2 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB1_I1OFF,Half Bridge 1-slew rate sequencer off-phase 1 current setting"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "OFFSEQHB1TC,Turn-off Slewrate Sequencer Half Bridge 1 Time Control"
|
|
hexmask.long.byte 0x0 24.--31. 1. "HB1_T4OFF,Half Bridge 1-slew rate sequencer off-phase 4 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1_T3OFF,Half Bridge 1-slew rate sequencer off-phase 3 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB1_T2OFF,Half Bridge 1-slew rate sequencer off-phase 2 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB1_T1OFF,Half Bridge 1-slew rate sequencer off-phase 1 time setting"
|
|
group.long 0x74++0x3
|
|
line.long 0x0 "OFFSEQHB2IC,Turn-off Slewrate Sequencer Half Bridge 2 Current Control"
|
|
hexmask.long.byte 0x0 24.--29. 1. "HB2_I4OFF,Half Bridge 2-slew rate sequencer off-phase 4 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2_I3OFF,Half Bridge 2-slew rate sequencer off-phase 3 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_I2OFF,Half Bridge 2-slew rate sequencer off-phase 2 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB2_I1OFF,Half Bridge 2-slew rate sequencer off-phase 1 current setting"
|
|
group.long 0x70++0x3
|
|
line.long 0x0 "OFFSEQHB2TC,Turn-off Slewrate Sequencer Half Bridge 2 Time Control"
|
|
hexmask.long.byte 0x0 24.--31. 1. "HB2_T4OFF,Half Bridge 2-slew rate sequencer off-phase 4 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2_T3OFF,Half Bridge 2-slew rate sequencer off-phase 3 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_T2OFF,Half Bridge 2-slew rate sequencer off-phase 2 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB2_T1OFF,Half Bridge 2-slew rate sequencer off-phase 1 time setting"
|
|
group.long 0xA8++0x3
|
|
line.long 0x0 "ONASEQTMAX,Adaptive Slewrate On Sequencer Maximum Time Setting"
|
|
hexmask.long.byte 0x0 0.--7. 1. "T12ONMAX,Slew rate sequencer on-phase 12 max. time setting"
|
|
group.long 0x98++0x3
|
|
line.long 0x0 "ONASEQTMIN,Turn ON Adaptive Slewrate Sequencer Minimum Time Setting"
|
|
hexmask.long.byte 0x0 0.--7. 1. "T12ONMIN,Slew rate sequencer on-phase 12 min. time setting"
|
|
group.long 0x5C++0x3
|
|
line.long 0x0 "ONSEQHB1IC,Turn-on Slewrate Sequencer Half Bridge 1 Current Control"
|
|
hexmask.long.byte 0x0 24.--29. 1. "HB1_I4ON,Half Bridge 1-slew rate sequencer on-phase 4 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1_I3ON,Half Bridge 1-slew rate sequencer on-phase 3 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB1_I2ON,Half Bridge 1-slew rate sequencer on-phase 2 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB1_I1ON,Half Bridge 1-slew rate sequencer on-phase 1 current setting"
|
|
group.long 0x58++0x3
|
|
line.long 0x0 "ONSEQHB1TC,Turn-on Slewrate Sequencer Half Bridge 1 Time Control"
|
|
hexmask.long.byte 0x0 24.--31. 1. "HB1_T4ON,Half Bridge 1-slew rate sequencer on-phase 4 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1_T3ON,Half Bridge 1-slew rate sequencer on-phase 3 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB1_T2ON,Half Bridge 1-slew rate sequencer on-phase 2 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB1_T1ON,Half Bridge 1-slew rate sequencer on-phase 1 time setting"
|
|
group.long 0x7C++0x3
|
|
line.long 0x0 "ONSEQHB2IC,Turn-on Slewrate Sequencer Half Bridge 2 Current Control"
|
|
hexmask.long.byte 0x0 24.--29. 1. "HB2_I4ON,Half Bridge 2-slew rate sequencer on-phase 4 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2_I3ON,Half Bridge 2-slew rate sequencer on-phase 3 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_I2ON,Half Bridge 2-slew rate sequencer on-phase 2 current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB2_I1ON,Half Bridge 2-slew rate sequencer on-phase 1 current setting"
|
|
group.long 0x78++0x3
|
|
line.long 0x0 "ONSEQHB2TC,Turn-on Slewrate Sequencer Half Bridge 2 Time Control"
|
|
hexmask.long.byte 0x0 24.--31. 1. "HB2_T4ON,Half Bridge 2-slew rate sequencer on-phase 4 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2_T3ON,Half Bridge 2-slew rate sequencer on-phase 3 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "HB2_T2ON,Half Bridge 2-slew rate sequencer on-phase 2 time setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB2_T1ON,Half Bridge 2-slew rate sequencer on-phase 1 time setting"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "PWMSRCSEL,PWM Source Selection Register"
|
|
bitfld.long 0x0 19.--20. "HS2_SRC_SEL,HS2 PWM Source Selection" "0: PWM output of CCU6,?,2: PWM output of CCU6,3: PWM output of CCU6"
|
|
newline
|
|
bitfld.long 0x0 16.--17. "HS1_SRC_SEL,HS1 PWM Source Selection" "0: PWM output of CCU6,?,2: PWM output of CCU6,3: PWM output of CCU6"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "LS2_SRC_SEL,LS2 PWM Source Selection" "0: PWM output of CCU6,?,2: PWM output of CCU6,3: PWM output of CCU6"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "LS1_SRC_SEL,LS1 PWM Source Selection" "0: PWM output of CCU6,?,2: PWM output of CCU6,3: PWM output of CCU6"
|
|
group.long 0x68++0x3
|
|
line.long 0x0 "SEQAFHB1CD,Slewrate Sequencer-Active Freewheeling- Half Bridge 1 Clamping Current Delay"
|
|
hexmask.long.byte 0x0 8.--15. 1. "HB1AF_TDICLMPON,Clamping current delay during active freewheeling for switch on"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB1AF_TDICLMPOFF,Clamping current delay during active freewheeling for switch off"
|
|
group.long 0x64++0x3
|
|
line.long 0x0 "SEQAFHB1IC,Slewrate Sequencer-Active Freewheeling-Half Bridge 1 Current Control"
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB1AF_ION,Half Bridge 1-active freewheeling-slew rate sequencer on-phase current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB1AF_IOFF,Half Bridge 1-active freewheeling-slew rate sequencer off-phase current setting"
|
|
group.long 0x88++0x3
|
|
line.long 0x0 "SEQAFHB2CD,Slewrate Sequencer-Active Freewheeling- Half Bridge 2 Clamping Current Delay"
|
|
hexmask.long.byte 0x0 8.--15. 1. "HB2AF_TDICLMPON,Clamping current delay during active freewheeling for switch on"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "HB2AF_TDICLMPOFF,Clamping current delay during active freewheeling for switch off"
|
|
group.long 0x84++0x3
|
|
line.long 0x0 "SEQAFHB2IC,Slewrate Sequencer-Active Freewheeling- Half Bridge 2 Current Control"
|
|
hexmask.long.byte 0x0 16.--21. 1. "HB2AF_ION,Half Bridge 2-active freewheeling-slew rate sequencer on-phase current setting"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "HB2AF_IOFF,Half Bridge 2-active freewheeling-slew rate sequencer off-phase current setting"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "SEQMAP,Slewrate Sequencer Mapping Register"
|
|
bitfld.long 0x0 2. "HB2_SEQMAP,Half Bridge 2 Sequencer Mapping" "0: slew rate sequencer is mapped to LS2,1: slew rate sequencer is mapped to HS2"
|
|
newline
|
|
bitfld.long 0x0 0. "HB1_SEQMAP,Half Bridge 1 Sequencer Mapping" "0: slew rate sequencer is mapped to LS1,1: slew rate sequencer is mapped to HS1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "TRIM_DRVx,Trimming of Driver"
|
|
bitfld.long 0x0 28.--29. "CPLOW_TFILT_SEL,Filter Time for Charge Pump Voltage Low Diagnosis" "0: 8 us filter time,?,2: 16 us filter time,3: 32 us filter time"
|
|
newline
|
|
bitfld.long 0x0 25. "HS2DRV_OCSDN_DIS,High Side 2 Predriver in overcurrent situation disable" "0: Predriver shutdown in overcurrent situation enable,1: Predriver shutdown in overcurrent situation.."
|
|
newline
|
|
bitfld.long 0x0 24. "HS1DRV_OCSDN_DIS,High Side 1 Predriver in overcurrent situation disable" "0: Predriver shutdown in overcurrent situation enable,1: Predriver shutdown in overcurrent situation.."
|
|
newline
|
|
bitfld.long 0x0 21. "HS2DRV_FDISCHG_DIS,High Side 2 Predriver fast discharge disable" "0: Predriver shutdown fast discharge enable,1: Predriver shutdown fast discharge disable"
|
|
newline
|
|
bitfld.long 0x0 20. "HS1DRV_FDISCHG_DIS,High Side 1 Predriver fast discharge disable" "0: Predriver shutdown fast discharge enable,1: Predriver shutdown fast discharge disable"
|
|
newline
|
|
bitfld.long 0x0 18.--19. "HSDRV_DS_TFILT_SEL,Filter Time for Drain-Source Monitoring of High Side Drivers" "0: 2 us filter time,?,2: 4 us filter time,3: 8 us filter time"
|
|
newline
|
|
bitfld.long 0x0 15. "LS2DRV_OCSDN_DIS,Low Side 2 Predriver in overcurrent situation disable" "0: Predriver shutdown in overcurrent situation enable,1: Predriver shutdown in overcurrent situation.."
|
|
newline
|
|
bitfld.long 0x0 14. "LS1DRV_OCSDN_DIS,Low Side 1 Predriver in overcurrent situation disable" "0: Predriver shutdown in overcurrent situation enable,1: Predriver shutdown in overcurrent situation.."
|
|
newline
|
|
bitfld.long 0x0 11. "LS2DRV_FDISCHG_DIS,Low Side 2 Predriver fast discharge disable" "0: Predriver shutdown fast discharge enable,1: Predriver shutdown fast discharge disable"
|
|
newline
|
|
bitfld.long 0x0 10. "LS1DRV_FDISCHG_DIS,Low Side 1 Predriver fast discharge disable" "0: Predriver shutdown fast discharge enable,1: Predriver shutdown fast discharge disable"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "LSDRV_DS_TFILT_SEL,Filter Time for Drain-Source Monitoring of Low Side Drivers" "0: 2 us filter time,?,2: 4 us filter time,3: 8 us filter time"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "LS_HS_BT_TFILT_SEL,Blanking Time for Drain-Source Monitoring of Low / High Side Drivers" "0: 2 us filter time,?,2: 4 us filter time,3: 8 us filter time"
|
|
tree.end
|
|
tree "CCU6 (Capture/Compare Unit 6)"
|
|
base ad:0x4000C000
|
|
rgroup.long 0x34++0x3
|
|
line.long 0x0 "CC60R,Capture/Compare Register for Channel CC60"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCV,Channel 0 Capture/Compare Value"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "CC60SR,Capture/Compare Shadow Register for Channel CC60"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCS,Shadow Register for Channel 0 Capture/Compare Value"
|
|
rgroup.long 0x38++0x3
|
|
line.long 0x0 "CC61R,Capture/Compare Register for Channel CC61"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCV,Channel 1 Capture/Compare Value"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "CC61SR,Capture/Compare Shadow Register for Channel CC61"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCS,Shadow Register for Channel 1 Capture/Compare Value"
|
|
rgroup.long 0x3C++0x3
|
|
line.long 0x0 "CC62R,Capture/Compare Register for Channel CC62"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCV,Channel 2 Capture/Compare Value"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "CC62SR,Capture/Compare Shadow Register for Channel CC62"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCS,Shadow Register for Channel 2 Capture/Compare Value"
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "CC63R,Capture/Compare Register for Channel CC63"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCV,Channel CC63 Compare Value Low Byte"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "CC63SR,Capture/Compare Shadow Register for Channel CC63"
|
|
hexmask.long.word 0x0 0.--15. 1. "CCS,Shadow Register for Channel CC63 Compare Value"
|
|
wgroup.long 0x10++0x3
|
|
line.long 0x0 "CMPMODIF,Compare State Modification Register"
|
|
bitfld.long 0x0 14. "MCC63R,Capture/Compare Status Modification Bits (Reset)" "0: Bit CC63ST is set.,?"
|
|
bitfld.long 0x0 10. "MCC62R,Capture/Compare Status Modification Bit 2(Reset)" "0: Bit CC62ST is set.,?"
|
|
newline
|
|
bitfld.long 0x0 9. "MCC61R,Capture/Compare Status Modification Bit 1(Reset)" "0: Bit CC61ST is set.,?"
|
|
bitfld.long 0x0 8. "MCC60R,Capture/Compare Status Modification Bit 0(Reset)" "0: Bit CC60ST is set.,?"
|
|
newline
|
|
bitfld.long 0x0 6. "MCC63S,Capture/Compare Status Modification Bits (Set)" "0: Bit CC63ST is set.,?"
|
|
bitfld.long 0x0 2. "MCC62S,Capture/Compare Status Modification Bit 2 (Set)" "0: Bit CC62ST is set.,?"
|
|
newline
|
|
bitfld.long 0x0 1. "MCC61S,Capture/Compare Status Modification Bit 1 (Set)" "0: Bit CC61ST is set.,?"
|
|
bitfld.long 0x0 0. "MCC60S,Capture/Compare Status Modification Bit 0 (Set)" "0: Bit CC60ST is set.,?"
|
|
group.long 0x80++0x3
|
|
line.long 0x0 "CMPSTAT,Compare State Register"
|
|
bitfld.long 0x0 15. "T13IM,T13 Inverted Modulation" "0: T13 output is not inverted.,1: T13 output is inverted for further modulation."
|
|
bitfld.long 0x0 14. "COUT63PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
newline
|
|
bitfld.long 0x0 13. "COUT62PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
bitfld.long 0x0 12. "CC62PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
newline
|
|
bitfld.long 0x0 11. "COUT61PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
bitfld.long 0x0 10. "CC61PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
newline
|
|
bitfld.long 0x0 9. "COUT60PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
bitfld.long 0x0 8. "CC60PS,Passive State Select for Compare Outputs" "0: The corresponding compare output drives passive..,1: The corresponding compare output drives passive.."
|
|
newline
|
|
rbitfld.long 0x0 6. "CC63ST,Capture/Compare State Bits" "0: In compare mode the timer count is less than the..,1: In compare mode the counter value is greater.."
|
|
rbitfld.long 0x0 5. "CCPOS2,Sampled Hall Pattern Bit 2" "0: The input CCPOS2 has been sampled as 0.,1: The input CCPOS2 has been sampled as 1."
|
|
newline
|
|
rbitfld.long 0x0 4. "CCPOS1,Sampled Hall Pattern Bit 1" "0: The input CCPOS1 has been sampled as 0.,1: The input CCPOS1 has been sampled as 1."
|
|
rbitfld.long 0x0 3. "CCPOS0,Sampled Hall Pattern Bit 0" "0: The input CCPOS0 has been sampled as 0.,1: The input CCPOS0 has been sampled as 1."
|
|
newline
|
|
rbitfld.long 0x0 2. "CC62ST,Capture/Compare State Bits" "0: In compare mode the timer count is less than the..,1: In compare mode the counter value is greater.."
|
|
rbitfld.long 0x0 1. "CC61ST,Capture/Compare State Bits" "0: In compare mode the timer count is less than the..,1: In compare mode the counter value is greater.."
|
|
newline
|
|
rbitfld.long 0x0 0. "CC60ST,Capture/Compare State Bits" "0: In compare mode the timer count is less than the..,1: In compare mode the counter value is greater.."
|
|
group.long 0x44++0x7
|
|
line.long 0x0 "IEN,Capture/Compare Interrupt Enable Register"
|
|
bitfld.long 0x0 15. "ENSTR,Enable Multi-Channel Mode Shadow Transfer Interrupt" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 14. "ENIDLE,Enable Idle" "0: The bit IDLE is not automatically set when a..,1: The bit IDLE is automatically set when a wrong.."
|
|
newline
|
|
bitfld.long 0x0 13. "ENWHE,Enable Interrupt for Wrong Hall Event" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 12. "ENCHE,Enable Interrupt for Correct Hall Event" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
newline
|
|
bitfld.long 0x0 10. "ENTRPF,Enable Interrupt for Trap Flag" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 9. "ENT13PM,Enable Interrupt for T13 Period-Match" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
newline
|
|
bitfld.long 0x0 8. "ENT13CM,Enable Interrupt for T13 Compare-Match" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 7. "ENT12PM,Enable Interrupt for T12 Period-Match" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
newline
|
|
bitfld.long 0x0 6. "ENT12OM,Enable Interrupt for T12 One-Match" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 5. "ENCC62F,Capture Compare-Match Falling Edge Interrupt Enable for Channel 2" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
newline
|
|
bitfld.long 0x0 4. "ENCC62R,Capture Compare-Match Rising Edge Interrupt Enable for Channel 2" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 3. "ENCC61F,Capture Compare-Match Falling Edge Interrupt Enable for Channel 1" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
newline
|
|
bitfld.long 0x0 2. "ENCC61R,Capture Compare-Match Rising Edge Interrupt Enable for Channel 1" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
bitfld.long 0x0 1. "ENCC60F,Capture Compare-Match Falling Edge Interrupt Enable for Channel 0" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
newline
|
|
bitfld.long 0x0 0. "ENCC60R,Capture Compare-Match Rising Edge Interrupt Enable for Channel 0" "0: No interrupt will be generated if the set..,1: An interrupt will be generated if the set.."
|
|
line.long 0x4 "INP,Capture/Compare Interrupt Node Pointer Register"
|
|
bitfld.long 0x4 12.--13. "INPT13,Interrupt Node Pointer for Timer T13 Interrupts" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
bitfld.long 0x4 10.--11. "INPT12,Interrupt Node Pointer for Timer T12 Interrupts" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
newline
|
|
bitfld.long 0x4 8.--9. "INPERR,Interrupt Node Pointer for Error Interrupts" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
bitfld.long 0x4 6.--7. "INPCHE,Interrupt Node Pointer for the CHE Interrupt" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
newline
|
|
bitfld.long 0x4 4.--5. "INPCC62,Interrupt Node Pointer for Channel 2 Interrupts" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
bitfld.long 0x4 2.--3. "INPCC61,Interrupt Node Pointer for Channel 1 Interrupts" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
newline
|
|
bitfld.long 0x4 0.--1. "INPCC60,Interrupt Node Pointer for Channel 0 Interrupts" "0: Interrupt output line SR1 is selected.,?,2: Interrupt output line SR2 is selected.,3: Interrupt output line SR3 is selected."
|
|
rgroup.long 0x68++0x3
|
|
line.long 0x0 "IS,Capture/Compare Interrupt Status Register"
|
|
bitfld.long 0x0 15. "STR,Multi-Channel Mode Shadow Transfer Request" "0: The shadow transfer has not yet taken place.,1: The shadow transfer has taken place."
|
|
bitfld.long 0x0 14. "IDLE,IDLE State" "?,1: Bit field MCMP is cleared and held to 0 the.."
|
|
newline
|
|
bitfld.long 0x0 13. "WHE,Wrong Hall Event" "0: A transition to a wrong hall event (not the..,1: A transition to a wrong hall event (not the.."
|
|
bitfld.long 0x0 12. "CHE,Correct Hall Event" "0: A transition to a correct (= expected) hall..,1: A transition to a correct (= expected) hall.."
|
|
newline
|
|
bitfld.long 0x0 11. "TRPS,Trap State" "0: The trap state is not active.,1: The trap state is active. Bit TRPS is set while.."
|
|
bitfld.long 0x0 10. "TRPF,Trap Flag" "0: The trap condition has not been detected.,1: The trap condition has been detected (input.."
|
|
newline
|
|
bitfld.long 0x0 9. "T13PM,Timer T13 Period-Match Flag" "0: A timer T13 period-match has not yet been..,1: A timer T13 period-match has been detected."
|
|
bitfld.long 0x0 8. "T13CM,Timer T13 Compare-Match Flag" "0: A timer T13 compare-match has not yet been..,1: A timer T13 compare-match has been detected."
|
|
newline
|
|
bitfld.long 0x0 7. "T12PM,Timer T12 Period-Match Flag" "0: A timer T12 period-match (while counting up) has..,1: A timer T12 period-match (while counting up) has.."
|
|
bitfld.long 0x0 6. "T12OM,Timer T12 One-Match Flag" "0: A timer T12 one-match (while counting down) has..,1: A timer T12 one-match (while counting down) has.."
|
|
newline
|
|
bitfld.long 0x0 5. "ICC62F,Capture Compare-Match Falling Edge Flag" "0: The event has not yet occurred since this bit..,1: The event described above has been detected."
|
|
bitfld.long 0x0 4. "ICC62R,Capture Compare-Match Rising Edge Flag" "0: The event has not yet occurred since this bit..,1: The event described above has been detected."
|
|
newline
|
|
bitfld.long 0x0 3. "ICC61F,Capture Compare-Match Falling Edge Flag" "0: The event has not yet occurred since this bit..,1: The event described above has been detected."
|
|
bitfld.long 0x0 2. "ICC61R,Capture Compare-Match Rising Edge Flag" "0: The event has not yet occurred since this bit..,1: The event described above has been detected."
|
|
newline
|
|
bitfld.long 0x0 1. "ICC60F,Capture Compare-Match Falling Edge Flag" "0: The event has not yet occurred since this bit..,1: The event described above has been detected."
|
|
bitfld.long 0x0 0. "ICC60R,Capture Compare-Match Rising Edge Flag" "0: The event has not yet occurred since this bit..,1: The event described above has been detected."
|
|
wgroup.long 0xC++0x3
|
|
line.long 0x0 "ISR,Capture/Compare Interrupt Status Reset Register"
|
|
bitfld.long 0x0 15. "RSTR,Reset STR Flag" "?,1: Bit STR in register IS will be reset."
|
|
bitfld.long 0x0 14. "RIDLE,Reset IDLE Flag" "?,1: Bit IDLE in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 13. "RWHE,Reset Wrong Hall Event Flag" "?,1: Bit WHE in register IS will be reset."
|
|
bitfld.long 0x0 12. "RCHE,Reset Correct Hall Event Flag" "?,1: Bit CHE in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 10. "RTRPF,Reset Trap Flag" "?,1: Bit TRPF in register IS will be reset (not taken.."
|
|
bitfld.long 0x0 9. "RT13PM,Reset Timer T13 Period-Match Flag" "?,1: Bit T13PM in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 8. "RT13CM,Reset Timer T13 Compare-Match Flag" "?,1: Bit T13CM in register IS will be reset."
|
|
bitfld.long 0x0 7. "RT12PM,Reset Timer T12 Period-Match Flag" "?,1: Bit T12PM in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 6. "RT12OM,Reset Timer T12 One-Match Flag" "?,1: Bit T12OM in register IS will be reset."
|
|
bitfld.long 0x0 5. "RCC62F,Reset Capture Compare-Match Falling Edge Flag" "?,1: Bit CC62F in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 4. "RCC62R,Reset Capture Compare-Match Rising Edge Flag" "?,1: Bit CC62R in register IS will be reset."
|
|
bitfld.long 0x0 3. "RCC61F,Reset Capture Compare-Match Falling Edge Flag" "?,1: Bit CC61F in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 2. "RCC61R,Reset Capture Compare-Match Rising Edge Flag" "?,1: Bit CC61R in register IS will be reset."
|
|
bitfld.long 0x0 1. "RCC60F,Reset Capture Compare-Match Falling Edge Flag" "?,1: Bit CC60F in register IS will be reset."
|
|
newline
|
|
bitfld.long 0x0 0. "RCC60R,Reset Capture Compare-Match Rising Edge Flag" "?,1: Bit CC60R in register IS will be reset."
|
|
wgroup.long 0x4C++0x3
|
|
line.long 0x0 "ISS,Capture/Compare Interrupt Status Set Register"
|
|
bitfld.long 0x0 15. "SSTR,Set STR Flag" "?,1: Bit STR in register IS will be set."
|
|
bitfld.long 0x0 14. "SIDLE,Set IDLE Flag" "?,1: Bit IDLE in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 13. "SWHE,Set Wrong Hall Event Flag" "?,1: Bit WHE in register IS will be set."
|
|
bitfld.long 0x0 12. "SCHE,Set Correct Hall Event Flag" "?,1: Bit CHE in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 11. "SWHC,Software Hall Compare" "?,1: The Hall compare action is triggered."
|
|
bitfld.long 0x0 10. "STRPF,Set Trap Flag" "?,1: Bits TRPF and TRPS in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 9. "ST13PM,Set Timer T13 Period-Match Flag" "?,1: Bit T13PM in register IS will be set."
|
|
bitfld.long 0x0 8. "ST13CM,Set Timer T13 Compare-Match Flag" "?,1: Bit T13CM in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 7. "ST12PM,Set Timer T12 Period-Match Flag" "?,1: Bit T12PM in register IS will be set."
|
|
bitfld.long 0x0 6. "ST12OM,Set Timer T12 One-Match Flag" "?,1: Bit T12OM in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 5. "SCC62F,Set Capture Compare-Match Falling Edge Flag" "?,1: Bit CC62F in register IS will be set."
|
|
bitfld.long 0x0 4. "SCC62R,Set Capture Compare-Match Rising Edge Flag" "?,1: Bit CC62R in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 3. "SCC61F,Set Capture Compare-Match Falling Edge Flag" "?,1: Bit CC61F in register IS will be set."
|
|
bitfld.long 0x0 2. "SCC61R,Set Capture Compare-Match Rising Edge Flag" "?,1: Bit CC61R in register IS will be set."
|
|
newline
|
|
bitfld.long 0x0 1. "SCC60F,Set Capture Compare-Match Falling Edge Flag" "?,1: Bit CC60F in register IS will be set."
|
|
bitfld.long 0x0 0. "SCC60R,Set Capture Compare-Match Rising Edge Flag" "?,1: Bit CC60R in register IS will be set."
|
|
group.long 0x54++0x3
|
|
line.long 0x0 "MCMCTR,Multi-Channel Mode Control Register"
|
|
bitfld.long 0x0 10. "STE13U,Shadow Transfer Enable for T13 Upcounting" "?,1: The T13_ST shadow transfer mechanism is enabled.."
|
|
bitfld.long 0x0 9. "STE12D,Shadow Transfer Enable for T12 Downcounting" "?,1: The T12_ST shadow transfer mechanism is enabled.."
|
|
newline
|
|
bitfld.long 0x0 8. "STE12U,Shadow Transfer Enable for T12 Upcounting" "?,1: The T12_ST shadow transfer mechanism is enabled.."
|
|
bitfld.long 0x0 4.--5. "SWSYN,Switching Synchronization" "0: T13 zero-match triggers the shadow transfer,?,2: a T12 zero-match (while counting up) triggers..,?"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "SWSEL,Switching Selection" "0: T12 one-match (while counting down),?,?,?,4: T12 channel 1 compare-match detected (phase..,5: T12 period match detected (while counting up)..,?,?"
|
|
rgroup.long 0x64++0x3
|
|
line.long 0x0 "MCMOUT,Multi-Channel Mode Output Register"
|
|
bitfld.long 0x0 11.--13. "CURH,Current Hall Pattern" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 8.--10. "EXPH,Expected Hall Pattern" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x0 6. "R,Reminder Flag" "0: Currently no shadow transfer from MCMPS to MCMP..,1: A shadow transfer from MCMPS to MCMP has been.."
|
|
hexmask.long.byte 0x0 0.--5. 1. "MCMP,Multi-Channel PWM Pattern"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "MCMOUTS,Multi-Channel Mode Output Shadow Register"
|
|
bitfld.long 0x0 15. "STRHP,Shadow Transfer Request for the Hall Pattern" "0: The bit fields CURH and EXPH are updated..,1: The bit fields CURH and EXPH are updated by the.."
|
|
bitfld.long 0x0 11.--13. "CURHS,Current Hall Pattern Shadow" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x0 8.--10. "EXPHS,Expected Hall Pattern Shadow" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0 7. "STRMCM,Shadow Transfer Request for MCMPS" "0: Bit field MCMP is updated according to the..,1: Bit field MCMP is updated by the value written.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "MCMPS,Multi-Channel PWM Pattern Shadow"
|
|
group.long 0x5C++0x3
|
|
line.long 0x0 "MODCTR,Modulation Control Register"
|
|
bitfld.long 0x0 15. "ECT13O,Enable Compare Timer T13 Output" "0: The alternate output function COUT63 is disabled.,1: The alternate output function COUT63 is enabled.."
|
|
hexmask.long.byte 0x0 8.--13. 1. "T13MODEN,T13 Modulation Enable"
|
|
newline
|
|
bitfld.long 0x0 7. "MCMEN,Multi-Channel Mode Enable" "0: The modulation of the corresponding output..,1: The modulation of the corresponding output.."
|
|
hexmask.long.byte 0x0 0.--5. 1. "T12MODEN,T12 Modulation Enable"
|
|
group.long 0x6C++0x3
|
|
line.long 0x0 "PISEL0,Port Input Select Register 0"
|
|
bitfld.long 0x0 14.--15. "IST12HR,Input Select for T12HR" "0: Either signal T12HRB (if T12EXT = 0) or T12HRF..,?,2: Either signal T12HRC (if T12EXT = 0) or T12HRG..,3: Either signal T12HRD (if T12EXT = 0) or T12HRH.."
|
|
bitfld.long 0x0 12.--13. "ISPOS2,Input Select for CCPOS2" "0: The input pin for CCPOS2_1.,?,2: The input pin for CCPOS2_2.,?"
|
|
newline
|
|
bitfld.long 0x0 10.--11. "ISPOS1,Input Select for CCPOS1" "0: The input pin for CCPOS1_1.,?,2: The input pin for CCPOS1_2.,?"
|
|
bitfld.long 0x0 8.--9. "ISPOS0,Input Select for CCPOS0" "0: The input pin for CCPOS0_1.,?,2: The input pin for CCPOS0_2.,?"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "ISTRP,Input Select for CTRAP" "0: The input pin for CTRAP_1.,?,2: The input pin for CTRAP_2.,3: The output DU1_UP_STS of the Differential.."
|
|
bitfld.long 0x0 4.--5. "ISCC62,Input Select for CC62" "0: The input pin for CC62_1.,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "ISCC61,Input Select for CC61" "0: The input pin for CC61_1.,?,?,?"
|
|
bitfld.long 0x0 0.--1. "ISCC60,Input Select for CC60" "0: The input pin for CC60_1.,?,?,?"
|
|
group.long 0x74++0x3
|
|
line.long 0x0 "PISEL2,Port Input Select Register 2"
|
|
bitfld.long 0x0 7. "T13EXT,Extension for T13HR Inputs" "0: One of the signals T13HR[D:A] is selected.,1: One of the signals T13HR[H:E] is selected."
|
|
bitfld.long 0x0 6. "T12EXT,Extension for T12HR Inputs" "0: One of the signals T12HR[D:A] is selected.,1: One of the signals T12HR[H:E] is selected."
|
|
newline
|
|
bitfld.long 0x0 4.--5. "ISCNT13,Input Select for T13 Counting Input" "0: Bit TCTR4.T13CNT written with 1 is a counting..,?,2: The timer T13 is counting each rising edge..,3: The timer T13 is counting each falling edge.."
|
|
bitfld.long 0x0 2.--3. "ISCNT12,Input Select for T12 Counting Input" "0: Bit TCTR4.T12CNT written with 1 is a counting..,?,2: The timer T12 is counting each rising edge..,3: The timer T12 is counting each falling edge.."
|
|
newline
|
|
bitfld.long 0x0 0.--1. "IST13HR,Input Select for T13HR" "0: Either signal T13HRB (if T13EXT = 0) or T13HRF..,?,2: Either signal T13HRC (if T13EXT = 0) or T13HRG..,3: Either signal T13HRD (if T13EXT = 0) or T13HRH.."
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "PSLR,Passive State Level Register"
|
|
bitfld.long 0x0 7. "PSL63,Passive State Level of Output COUT63" "0: The passive level is 0.,1: The passive level is 1."
|
|
hexmask.long.byte 0x0 0.--5. 1. "PSL,Compare Outputs Passive State Level"
|
|
group.long 0x78++0x3
|
|
line.long 0x0 "T12,Timer T12 Counter Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T12CV,Timer T12 Counter Value"
|
|
group.long 0x2C++0x3
|
|
line.long 0x0 "T12DTC,Dead-Time Control Register for Timer T12 Low"
|
|
rbitfld.long 0x0 14. "DTR2,Dead-Time Run Indication Bit 2" "0: The value of the corresponding dead-time counter..,1: The value of the corresponding dead-time counter.."
|
|
rbitfld.long 0x0 13. "DTR1,Dead-Time Run Indication Bit 1" "0: The value of the corresponding dead-time counter..,1: The value of the corresponding dead-time counter.."
|
|
newline
|
|
rbitfld.long 0x0 12. "DTR0,Dead-Time Run Indication Bit 0" "0: The value of the corresponding dead-time counter..,1: The value of the corresponding dead-time counter.."
|
|
bitfld.long 0x0 10. "DTE2,Dead-Time Enable Bit 2" "0: Dead-time generation is disabled. The..,1: Dead-time generation is enabled. The.."
|
|
newline
|
|
bitfld.long 0x0 9. "DTE1,Dead-Time Enable Bit 1" "0: Dead-time generation is disabled. The..,1: Dead-time generation is enabled. The.."
|
|
bitfld.long 0x0 8. "DTE0,Dead-Time Enable Bit 0" "0: Dead-time generation is disabled. The..,1: Dead-time generation is enabled. The.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "DTM,Dead-Time"
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "T12MSEL,T12 Capture/Compare Mode Select Register"
|
|
bitfld.long 0x0 15. "DBYP,Delay Bypass" "0: The delay bypass is not active. The dead-time..,1: The delay bypass is active. The dead-time.."
|
|
bitfld.long 0x0 12.--14. "HSYNC,Hall Synchronization" "0: The Hall sampling triggered by hardware sources..,?,?,?,4: A T12 period-match (while counting up) triggers..,5: A T12 one-match (while counting down) triggers..,6: A T12 compare-match of channel 0 (while counting..,7: A T12 compare-match of channel 0 (while counting.."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--11. 1. "MSEL62,Capture/Compare Mode Selection"
|
|
hexmask.long.byte 0x0 4.--7. 1. "MSEL61,Capture/Compare Mode Selection"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "MSEL60,Capture/Compare Mode Selection"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "T12PR,Timer T12 Period Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T12PV,T12 Period Value"
|
|
group.long 0x7C++0x3
|
|
line.long 0x0 "T13,Timer T13 Counter Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T13CV,Timer T13 Counter Value"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "T13PR,Timer T13 Period Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T13PV,T13 Period Value"
|
|
group.long 0x30++0x3
|
|
line.long 0x0 "TCTR0,Timer Control Register 0"
|
|
rbitfld.long 0x0 13. "STE13,Timer T13 Shadow Transfer Enable" "0: The shadow register transfer is disabled.,1: The shadow register transfer is enabled."
|
|
rbitfld.long 0x0 12. "T13R,Timer T13 Run Bit" "0: Timer T13 is stopped.,1: Timer T13 is running."
|
|
newline
|
|
bitfld.long 0x0 11. "T13PRE,Timer T13 Prescaler Bit" "0: The additional prescaler for T13 is disabled.,1: The additional prescaler for T13 is enabled."
|
|
bitfld.long 0x0 8.--10. "T13CLK,Timer T13 Input Clock Select" "0: fT13 = fCCU / 8,?,?,?,4: fT13 = fCCU / 16,5: fT13 = fCCU / 32,6: fT13 = fCCU / 64,7: fT13 = fCCU / 128"
|
|
newline
|
|
bitfld.long 0x0 7. "CTM,T12 Operating Mode" "0: T12 always counts up and continues counting from..,1: T12 counts down after detecting a period-match.."
|
|
rbitfld.long 0x0 6. "CDIR,Count Direction of Timer T12" "0: T12 counts up.,1: T12 counts down."
|
|
newline
|
|
rbitfld.long 0x0 5. "STE12,Timer T12 Shadow Transfer Enable" "0: The shadow register transfer is disabled.,1: The shadow register transfer is enabled."
|
|
rbitfld.long 0x0 4. "T12R,Timer T12 Run Bit" "0: Timer T12 is stopped.,1: Timer T12 is running."
|
|
newline
|
|
bitfld.long 0x0 3. "T12PRE,Timer T12 Prescaler Bit" "0: The additional prescaler for T12 is disabled.,1: The additional prescaler for T12 is enabled."
|
|
bitfld.long 0x0 0.--2. "T12CLK,Timer T12 Input Clock Select" "0: fT12 = fCCU / 8,?,?,?,4: fT12 = fCCU / 16,5: fT12 = fCCU / 32,6: fT12 = fCCU / 64,7: fT12 = fCCU / 128"
|
|
group.long 0x58++0x3
|
|
line.long 0x0 "TCTR2,Timer Control Register 2"
|
|
bitfld.long 0x0 10.--11. "T13RSEL,Timer T13 External Run Selection" "0: Bit T13R is set if a rising edge of signal T13HR..,?,2: Bit T13R is set if a falling edge of signal..,3: Bit T13R is set if an edge of signal T13HR is.."
|
|
bitfld.long 0x0 8.--9. "T12RSEL,Timer T12 External Run Selection" "0: Bit T12R is set if a rising edge of signal T12HR..,?,2: Bit T12R is set if a falling edge of signal..,3: Bit T12R is set if an edge of signal T12HR is.."
|
|
newline
|
|
bitfld.long 0x0 5.--6. "T13TED,Timer T13 Trigger Event Direction" "0: while T12 is counting up,?,2: while T12 is counting down,3: independent on the count direction of T12"
|
|
bitfld.long 0x0 2.--4. "T13TEC,T13 Trigger Event Control" "0: set T13R on a T12 compare event on channel 2,?,?,?,4: set T13R on any T12 compare event on the..,5: set T13R upon a period-match of T12,6: set T13R upon a zero-match of T12 (while..,7: set T13R on any edge of inputs CCPOSx"
|
|
newline
|
|
bitfld.long 0x0 1. "T13SSC,Timer T13 Single Shot Control" "0: No hardware action on T13R,1: The single-shot mode is enabled the bit T13R is.."
|
|
bitfld.long 0x0 0. "T12SSC,Timer T12 Single Shot Control" "0: The single-shot mode is disabled no hardware..,1: The single shot mode is enabled the bit T12R is.."
|
|
wgroup.long 0x4++0x3
|
|
line.long 0x0 "TCTR4,Timer Control Register 4"
|
|
bitfld.long 0x0 15. "T13STD,Timer T13 Shadow Transfer Disable" "?,1: STE13 is reset without triggering the shadow.."
|
|
bitfld.long 0x0 14. "T13STR,Timer T13 Shadow Transfer Request" "?,1: STE13 is set enabling the shadow transfer."
|
|
newline
|
|
bitfld.long 0x0 13. "T13CNT,Timer T13 Count Event" "?,1: If enabled (PISEL2) timer T13 counts one step."
|
|
bitfld.long 0x0 10. "T13RES,Timer T13 Reset" "0: No effect on T13.,1: The T13 counter register is reset to zero. The.."
|
|
newline
|
|
bitfld.long 0x0 9. "T13RS,Timer T13 Run Set" "0: T13R is not influenced.,1: T13R is set T13 counts."
|
|
bitfld.long 0x0 8. "T13RR,Timer T13 Run Reset" "0: T13R is not influenced.,1: T13R is cleared T13 stops counting."
|
|
newline
|
|
bitfld.long 0x0 7. "T12STD,Timer T12 Shadow Transfer Disable" "?,1: STE12 is reset without triggering the shadow.."
|
|
bitfld.long 0x0 6. "T12STR,Timer T12 Shadow Transfer Request" "?,1: STE12 is set enabling the shadow transfer."
|
|
newline
|
|
bitfld.long 0x0 5. "T12CNT,Timer T12 Count Event" "?,1: If enabled (PISEL2) timer T12 counts one step."
|
|
bitfld.long 0x0 3. "DTRES,Dead-Time Counter Reset" "0: No effect on the dead-time counters.,1: The three dead-time counter channels are reset.."
|
|
newline
|
|
bitfld.long 0x0 2. "T12RES,Timer T12 Reset" "0: No effect on T12.,1: The T12 counter register is reset to zero. The.."
|
|
bitfld.long 0x0 1. "T12RS,Timer T12 Run Set" "0: T12R is not influenced.,1: T12R is set T12 counts."
|
|
newline
|
|
bitfld.long 0x0 0. "T12RR,Timer T12 Run Reset" "0: T12R is not influenced.,1: T12R is cleared T12 stops counting."
|
|
group.long 0x60++0x3
|
|
line.long 0x0 "TRPCTR,Trap Control Register"
|
|
bitfld.long 0x0 15. "TRPPEN,Trap Pin Enable" "0: The trap functionality based on the input pin..,1: The trap functionality based on the input pin.."
|
|
bitfld.long 0x0 14. "TRPEN13,Trap Enable Control for Timer T13" "0: The trap functionality for T13 is disabled.,1: The trap functionality for T13 is enabled. The.."
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "TRPEN,Trap Enable Control"
|
|
bitfld.long 0x0 2. "TRPM2,Trap Mode Control Bit 2" "0: The trap state can be left (return to normal..,1: The trap state can be left (return to normal.."
|
|
newline
|
|
bitfld.long 0x0 0.--1. "TRPM10,Trap Mode Control Bits 1 0" "0: The trap state is left (return to normal..,?,?,3: The trap state is left (return to normal.."
|
|
tree.end
|
|
tree "CPU (Arm Cortex-M0 Core System Control Space)"
|
|
base ad:0xE000E000
|
|
group.long 0xD0C++0x3
|
|
line.long 0x0 "AIRCR,Application Interrupt/Reset Control Register"
|
|
hexmask.long.word 0x0 16.--31. 1. "VECTKEY,Vector Key"
|
|
rbitfld.long 0x0 15. "ENDIANNESS,Data Endianness" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "SYSRESETREQ,System Reset Request" "0: no effect,1: request a system level reset"
|
|
bitfld.long 0x0 1. "VECTCLRACTIVE,VECTCLRACTIVE" "0,1"
|
|
rgroup.long 0xD14++0x3
|
|
line.long 0x0 "CCR,Configuration Control Register"
|
|
bitfld.long 0x0 9. "STKALIGN,STKALIGN" "0,1"
|
|
bitfld.long 0x0 3. "UNALIGN_TRP,UNALIGN_TRP" "0,1"
|
|
rgroup.long 0xD00++0x3
|
|
line.long 0x0 "CPUID,CPU ID Base Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. "IMPLEMENTER,Implementer Code"
|
|
hexmask.long.byte 0x0 20.--23. 1. "VARIANT,Variant Number"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--19. 1. "CONSTANT,Constant"
|
|
hexmask.long.word 0x0 4.--15. 1. "PARTNO,Part Number"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "REVISION,Revision Number"
|
|
group.long 0xD04++0x3
|
|
line.long 0x0 "ICSR,Interrupt Control and State Register"
|
|
bitfld.long 0x0 31. "NMIPENDSET,NMI Set Pending" "0: on writes has no effect. On reads NMI exception..,1: on writes changes the NMI exception state to.."
|
|
bitfld.long 0x0 28. "PENDSVSET,PENDSV Set Pending" "0: on writes has no effect. On reads PendSV..,1: on writes changes PendSV exception state to.."
|
|
newline
|
|
bitfld.long 0x0 27. "PENDSVCLR,PENDSV Clear Pending" "0: no effect,1: remove pending state from the PENDSV exception"
|
|
bitfld.long 0x0 26. "PENDSTSET,SysTick Exception Set Pending" "0: on writes has no effect. On reads SysTick..,1: on writes changes SysTick exception state to.."
|
|
newline
|
|
bitfld.long 0x0 25. "PENDSTCLR,SysTick Exception Clear Pending" "0: no effect,1: removes the pending state from the SysTick.."
|
|
rbitfld.long 0x0 22. "ISRPENDING,Interrupt Pending Flag" "0: interrupt not pending,1: interrupt is pending"
|
|
newline
|
|
hexmask.long.byte 0x0 12.--17. 1. "VECTPENDING,VECTPENDING"
|
|
hexmask.long.byte 0x0 0.--5. 1. "VECTACTIVE,VECTACTIVE"
|
|
group.long 0x180++0x3
|
|
line.long 0x0 "NVIC_ICER,Interrupt Clear-Enable"
|
|
bitfld.long 0x0 23. "Int_PORT2,Interrupt Clear for PORT2" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 22. "Int_MON,Interrupt Clear for MON" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 21. "Int_DU,Interrupt Clear for Differential Unit" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 20. "Int_OPA,Interrupt Clear for Current Sense Amplifier" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 19. "Int_HS,Interrupt Clear for High-Side Switch" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 18. "Int_BDRV,Interrupt Clear for Bridge Driver" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 17. "Int_CP,Interrupt Clear for Charge Pump" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 15. "Int_MATHDIV,Interrupt Clear for Math Divider" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 14. "Int_WAKEUP,Interrupt Clear for WAKEUP" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 13. "Int_EXINT1,Interrupt Clear for External Int 1" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 12. "Int_EXINT0,Interrupt Clear for External Int 0" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 11. "Int_UART2,Interrupt Clear for UART2" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 10. "Int_UART1,Interrupt Clear for UART1" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 9. "Int_SSC2,Interrupt Clear for SSC2" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 8. "Int_SSC1,Interrupt Clear for SSC1" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 7. "Int_CCU6SR3,Interrupt Clear for CCU6 SR3" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 6. "Int_CCU6SR2,Interrupt Clear for CCU6 SR2" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 5. "Int_CCU6SR1,Interrupt Clear for CCU6 SR1" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 4. "Int_CCU6SR0,Interrupt Clear for CCU6 SR0" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 3. "Int_ADC1,Interrupt Clear for ADC1" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 2. "Int_ADC2,Interrupt Clear for MU ADC2" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
bitfld.long 0x0 1. "Int_GPT2,Interrupt Clear for GPT2" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
newline
|
|
bitfld.long 0x0 0. "Int_GPT1,Interrupt Clear for GPT1" "0: on reads the associated interrupt is disabled no..,1: on reads the associated interrupt is enabled on.."
|
|
group.long 0x280++0x3
|
|
line.long 0x0 "NVIC_ICPR,Interrupt Clear-Pending"
|
|
bitfld.long 0x0 23. "Int_PORT2,Interrupt Clear Pending for PORT2" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 22. "Int_MON,Interrupt Clear Pending for MON" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 21. "Int_DU,Interrupt Clear Pending for Differential Unit" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 20. "Int_OPA,Interrupt Clear Pending for Current Sense Amplifier" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 19. "Int_HS,Interrupt Clear Pending for High-Side Switch" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 18. "Int_BDRV,Interrupt Clear Pending for Bridge Driver" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 17. "Int_CP,Interrupt Clear Pending for Charge Pump" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 15. "Int_MATHDIV,Interrupt Clear Pending for Math Divider" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 14. "Int_WAKEUP,Interrupt Clear Pending for WAKEUP" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 13. "Int_EXINT1,Interrupt Clear Pending for External Int 1" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 12. "Int_EXINT0,Interrupt Clear Pending for External Int 0" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 11. "Int_UART2,Interrupt Clear Pending for UART2" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 10. "Int_UART1,Interrupt Clear Pending for UART1" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 9. "Int_SSC2,Interrupt Clear Pending for SSC2" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 8. "Int_SSC1,Interrupt Clear Pending for SSC1" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 7. "Int_CCU6SR3,Interrupt Clear Pending for CCU6 SR3" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 6. "Int_CCU6SR2,Interrupt Clear Pending for CCU6 SR2" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 5. "Int_CCU6SR1,Interrupt Clear Pending for CCU6 SR1" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 4. "Int_CCU6SR0,Interrupt Clear Pending for CCU6 SR0" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 3. "Int_ADC1,Interrupt Clear Pending for ADC1" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 2. "Int_ADC2,Interrupt Clear Pending for MU ADC2" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
bitfld.long 0x0 1. "Int_GPT2,Interrupt Clear Pending for GPT2" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
newline
|
|
bitfld.long 0x0 0. "Int_GPT1,Interrupt Clear Pending for GPT1" "0: on reads the associated interrupt is not pending..,1: on reads the associated interrupt is pending on.."
|
|
group.long 0x400++0x17
|
|
line.long 0x0 "NVIC_IPR0,Interrupt Priority"
|
|
bitfld.long 0x0 30.--31. "PRI_ADC1,Priority for ADC1" "0,1,2,3"
|
|
bitfld.long 0x0 22.--23. "PRI_ADC2,Priority for MU ADC2" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 14.--15. "PRI_GPT2,Priority for GPT2" "0,1,2,3"
|
|
bitfld.long 0x0 6.--7. "PRI_GPT1,Priority for GPT1" "0,1,2,3"
|
|
line.long 0x4 "NVIC_IPR1,Interrupt Priority"
|
|
bitfld.long 0x4 30.--31. "PRI_CCU6SR3,Priority for CCU6 SR3" "0,1,2,3"
|
|
bitfld.long 0x4 22.--23. "PRI_CCU6SR2,Priority for CCU6 SR2" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x4 14.--15. "PRI_CCU6SR1,Priority for CCU6 SR1" "0,1,2,3"
|
|
bitfld.long 0x4 6.--7. "PRI_CCU6SR0,Priority for CCU6 SR0" "0,1,2,3"
|
|
line.long 0x8 "NVIC_IPR2,Interrupt Priority"
|
|
bitfld.long 0x8 30.--31. "PRI_UART2,Priority for UART2" "0,1,2,3"
|
|
bitfld.long 0x8 22.--23. "PRI_UART1,Priority for UART1" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x8 14.--15. "PRI_SSC2,Priority for SSC2" "0,1,2,3"
|
|
bitfld.long 0x8 6.--7. "PRI_SSC1,Priority for SSC1" "0,1,2,3"
|
|
line.long 0xC "NVIC_IPR3,Interrupt Priority"
|
|
bitfld.long 0xC 30.--31. "PRI_MATHDIV,Priority for Math Divider" "0,1,2,3"
|
|
bitfld.long 0xC 22.--23. "PRI_WAKEUP,Priority for WAKEUP" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0xC 14.--15. "PRI_EXINT1,Priority for External Int 1" "0,1,2,3"
|
|
bitfld.long 0xC 6.--7. "PRI_EXINT0,Priority for External Int 0" "0,1,2,3"
|
|
line.long 0x10 "NVIC_IPR4,Interrupt Priority"
|
|
bitfld.long 0x10 30.--31. "PRI_HS,Priority for High-Side Switch" "0,1,2,3"
|
|
bitfld.long 0x10 22.--23. "PRI_BDRV,Priority for Bridge Driver" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x10 14.--15. "PRI_CP,Priority for Charge Pump" "0,1,2,3"
|
|
line.long 0x14 "NVIC_IPR5,Interrupt Priority"
|
|
bitfld.long 0x14 30.--31. "PRI_PORT2,Priority for PORT2" "0,1,2,3"
|
|
bitfld.long 0x14 22.--23. "PRI_MON,Priority for MON" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x14 14.--15. "PRI_DU,Priority for Differential Unit" "0,1,2,3"
|
|
bitfld.long 0x14 6.--7. "PRI_OPA,Priority for Current Sense Amplifier" "0,1,2,3"
|
|
group.long 0x100++0x3
|
|
line.long 0x0 "NVIC_ISER,Interrupt Set-Enable"
|
|
bitfld.long 0x0 23. "Int_PORT2,Interrupt Set for PORT2" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 22. "Int_MON,Interrupt Set for MON" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 21. "Int_DU,Interrupt Set for Differential Unit" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 20. "Int_OPA,Interrupt Set for Current Sense Amplifier" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 19. "Int_HS,Interrupt Set for High-Side Switch" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 18. "Int_BDRV,Interrupt Set for Bridge Driver" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 17. "Int_CP,Interrupt Set for Charge Pump" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 15. "Int_MATHDIV,Interrupt Set for Math Divider" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 14. "Int_WAKEUP,Interrupt Set for WAKEUP" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 13. "Int_EXINT1,Interrupt Set for External Int 1" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 12. "Int_EXINT0,Interrupt Set for External Int 0" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 11. "Int_UART2,Interrupt Set for UART2" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 10. "Int_UART1,Interrupt Set for UART1" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 9. "Int_SSC2,Interrupt Set for SSC2" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 8. "Int_SSC1,Interrupt Set for SSC1" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 7. "Int_CCU6SR3,Interrupt Set for CCU6 SR3" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 6. "Int_CCU6SR2,Interrupt Set for CCU6 SR2" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 5. "Int_CCU6SR1,Interrupt Set for CCU6 SR1" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 4. "Int_CCU6SR0,Interrupt Set for CCU6 SR0" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 3. "Int_ADC1,Interrupt Set for ADC1" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 2. "Int_ADC2,Interrupt Set for MU ADC2" "0: no effect on write,1: enables the associated interrupt"
|
|
bitfld.long 0x0 1. "Int_GPT2,Interrupt Set for GPT2" "0: no effect on write,1: enables the associated interrupt"
|
|
newline
|
|
bitfld.long 0x0 0. "Int_GPT1,Interrupt Set for GPT1" "0: no effect on write,1: enables the associated interrupt"
|
|
group.long 0x200++0x3
|
|
line.long 0x0 "NVIC_ISPR,Interrupt Set-Pending"
|
|
bitfld.long 0x0 23. "Int_PORT2,Interrupt Set Pending for PORT2" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 22. "Int_MON,Interrupt Set Pending for MON" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 21. "Int_DU,Interrupt Set Pending for Differential Unit" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 20. "Int_OPA,Interrupt Set Pending for Current Sense Amplifier" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 19. "Int_HS,Interrupt Set Pending for High-Side Switch" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 18. "Int_BDRV,Interrupt Set Pending for Bridge Driver" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 17. "Int_CP,Interrupt Set Pending for Charge Pump" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 15. "Int_MATHDIV,Interrupt Set Pending for Math Divider" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 14. "Int_WAKEUP,Interrupt Set Pending for WAKEUP" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 13. "Int_EXINT1,Interrupt Set Pending for External Int 1" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 12. "Int_EXINT0,Interrupt Set Pending for External Int 0" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 11. "Int_UART2,Interrupt Set Pending for UART2" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 10. "Int_UART1,Interrupt Set Pending for UART1" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 9. "Int_SSC2,Interrupt Set Pending for SSC2" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 8. "Int_SSC1,Interrupt Set Pending for SSC1" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 7. "Int_CCU6SR3,Interrupt Set Pending for CCU6 SR3" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 6. "Int_CCU6SR2,Interrupt Set Pending for CCU6 SR2" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 5. "Int_CCU6SR1,Interrupt Set Pending for CCU6 SR1" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 4. "Int_CCU6SR0,Interrupt Set Pending for CCU6 SR0" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 3. "Int_ADC1,Interrupt Set Pending for ADC1" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 2. "Int_ADC2,Interrupt Set Pending for MU ADC2" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
bitfld.long 0x0 1. "Int_GPT2,Interrupt Set Pending for GPT2" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
newline
|
|
bitfld.long 0x0 0. "Int_GPT1,Interrupt Set Pending for GPT1" "0: on reads the associated interrupt is not pending..,1: the associated interrupt is pending"
|
|
group.long 0xD10++0x3
|
|
line.long 0x0 "SCR,System Control Register"
|
|
bitfld.long 0x0 4. "SEVONPEND,SEVONPEND" "0: only enabled interrupts or events can wake-up..,1: enabled events and all interrupts including.."
|
|
bitfld.long 0x0 2. "SLEEPDEEP,Sleep Deep" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "SLEEPONEXIT,Sleep on Exit" "0: do not sleep when returning to Thread mode,1: enter sleep or deep sleep on return from an ISR.."
|
|
group.long 0xD24++0x3
|
|
line.long 0x0 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x0 15. "SVCALLPENDED,SVCALLPENDED" "0: SVCall is not pending,1: SVCall is pending"
|
|
group.long 0xD1C++0x7
|
|
line.long 0x0 "SHPR2,System Handler Priority Register 2"
|
|
bitfld.long 0x0 30.--31. "PRI_11,Priority of System Handler 11 SVCall" "0,1,2,3"
|
|
line.long 0x4 "SHPR3,System Handler Priority Register 3"
|
|
bitfld.long 0x4 30.--31. "PRI_15,Priority of System Handler 15 SysTick" "0,1,2,3"
|
|
bitfld.long 0x4 22.--23. "PRI_14,Priority of System Handler 14 PendSV" "0,1,2,3"
|
|
rgroup.long 0x1C++0x3
|
|
line.long 0x0 "SYSTICK_CALIB,SysTick Calibration Value Register"
|
|
bitfld.long 0x0 31. "NOREF,No Reference Clock" "0,1"
|
|
bitfld.long 0x0 30. "SKEW,Skew" "0,1"
|
|
newline
|
|
hexmask.long.tbyte 0x0 0.--23. 1. "TENMS,Tenms"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "SYSTICK_CSR,SysTick Control and Status Register"
|
|
rbitfld.long 0x0 16. "COUNTFLAG,Count Flag" "0,1"
|
|
bitfld.long 0x0 2. "CLKSOURCE,CLK Source" "0: external reference clock,1: processor clock"
|
|
newline
|
|
bitfld.long 0x0 1. "TICKINT,TICKINT" "0: counting down to 0 does not assert the SysTick..,1: counting down to 0 asserts the SysTick exception.."
|
|
bitfld.long 0x0 0. "ENABLE,Enable" "0: counter disabled.,1: counter enabled."
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "SYSTICK_CVR,SysTick Current Value Register"
|
|
hexmask.long.tbyte 0x0 0.--23. 1. "CURRENT,Current"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "SYSTICK_RVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x0 0.--23. 1. "RELOAD,Reload"
|
|
tree.end
|
|
tree "GPT12E (General Purpose Timer Unit)"
|
|
base ad:0x40010000
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "CAPREL,Capture/Reload Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "CAPREL,Current reload value or Captured value"
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "ID,Module Identification Register"
|
|
hexmask.long.byte 0x0 8.--15. 1. "MOD_TYPE,Module Identification Number"
|
|
hexmask.long.byte 0x0 0.--7. 1. "MOD_REV,Module Revision Number"
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "PISEL,Port Input Select Register"
|
|
bitfld.long 0x0 14.--15. "ISCAPIN,Input Select for CAPIN" "0: Signal CAPINB is selected,?,2: Signal CAPINC (Read trigger from T3) is selected,3: Signal CAPIND (Read trigger from T2 or T3 or T4).."
|
|
bitfld.long 0x0 13. "IST6EUD,Input Select for T6EUD" "0: Signal T6EUDA is selected,1: Signal T6EUDB is selected"
|
|
newline
|
|
bitfld.long 0x0 12. "IST6IN,Input Select for T6IN" "0: Signal T6INA is selected,1: Signal T6INB is selected"
|
|
bitfld.long 0x0 11. "IST5EUD,Input Select for T5EUD" "0: Signal T5EUDA is selected,1: Signal T5EUDB is selected"
|
|
newline
|
|
bitfld.long 0x0 10. "IST5IN,Input Select for T5IN" "0: Signal T5INA is selected,1: Signal T5INB is selected"
|
|
bitfld.long 0x0 8.--9. "IST4EUD,Input Select for TEUD" "0: Signal T4EUDB is selected,?,2: Signal T4EUDC is selected,3: Signal T4EUDD is selected"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "IST4IN,Input Select for T4IN" "0: Signal T4INB is selected,?,2: Signal T4INC is selected,3: Signal T4IND is selected"
|
|
bitfld.long 0x0 4.--5. "IST3EUD,Input Select for T3EUD" "0: Signal T3EUDB is selected,?,2: Signal T3EUDC is selected,3: Signal T3EUDD is selected"
|
|
newline
|
|
bitfld.long 0x0 2.--3. "IST3IN,Input Select for T3IN" "0: Signal T3INB is selected,?,2: Signal T3INC is selected,3: Signal T3IND is selected"
|
|
bitfld.long 0x0 1. "IST2EUD,Input Select for T2EUD" "0: Signal T2EUDA is selected,1: Signal T2EUDB is selected"
|
|
newline
|
|
bitfld.long 0x0 0. "IST2IN,Input Select for T2IN" "0: Signal T2INA is selected,1: Signal T2INB is selected"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "T2,Timer T2 Count Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T2,Timer T2 Current Value"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "T2CON,Timer T2 Control Register"
|
|
rbitfld.long 0x0 15. "T2DIR,Timer T2 Rotation Direction" "0: Timer T2 counts up,1: Timer T2 counts down"
|
|
bitfld.long 0x0 14. "T2CHDIR,Timer T2 Count Direction Change" "0: No change of count direction was detected,1: A change of count direction was detected"
|
|
newline
|
|
bitfld.long 0x0 13. "T2EDGE,Timer T2 Edge Detection" "0: No count edge was detected,1: A count edge was detected"
|
|
bitfld.long 0x0 12. "T2IRIDIS,Timer T2 Interrupt Disable" "0: Interrupt generation for T2CHDIR and T2EDGE..,1: Interrupt generation for T2CHDIR and T2EDGE.."
|
|
newline
|
|
bitfld.long 0x0 9. "T2RC,Timer T2 Remote Control" "0: Timer T2 is controlled by its own run bit T2R,1: Timer T2 is controlled by the run bit T3R of.."
|
|
bitfld.long 0x0 8. "T2UDE,Timer T2 External Up/Down Enable" "0: Count direction is controlled by bit T2UD; input..,1: Count direction is controlled by input T2EUD"
|
|
newline
|
|
bitfld.long 0x0 7. "T2UD,Timer T2 Up/Down Control" "0: Timer T2 counts up,1: Timer T2 counts down"
|
|
bitfld.long 0x0 6. "T2R,Timer T2 Input Run Bit" "0: Timer T2 stops,1: Timer T2 runs"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "T2M,Timer T2 Input Mode Control" "0: Gated Timer Mode with gate active high,?,?,?,4: Reload Mode,5: Capture Mode,6: Incremental Interface Mode (Rotation Detection..,7: Incremental Interface Mode (Edge Detection Mode)"
|
|
bitfld.long 0x0 0.--2. "T2I,Timer T2 Input Parameter Selection" "0,1,2,3,4,5,6,7"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "T3,Timer T3 Count Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T3,Timer T3 Current Value"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "T3CON,Timer T3 Control Register"
|
|
rbitfld.long 0x0 15. "T3DIR,Timer T3 Rotation Direction Flag" "0: Timer T3 counts up,1: Timer T3 counts down"
|
|
bitfld.long 0x0 14. "T3CHDIR,Timer T3 Count Direction Change Flag" "0: No change of count direction was detected,1: A change of count direction was detected"
|
|
newline
|
|
bitfld.long 0x0 13. "T3EDGE,Timer T3 Edge Detection Flag" "0: No count edge was detected,1: A count edge was detected"
|
|
bitfld.long 0x0 11.--12. "BPS1,GPT1 Block Prescaler Control" "0: fGPT/4,?,2: fGPT/32,3: fGPT/16"
|
|
newline
|
|
bitfld.long 0x0 10. "T3OTL,Timer T3 Overflow Toggle Latch" "0,1"
|
|
bitfld.long 0x0 9. "T3OE,Overflow/Underflow Output Enable" "0: Alternate Output Function Disabled,1: State of T3 toggle latch is output on pin T3OUT"
|
|
newline
|
|
bitfld.long 0x0 8. "T3UDE,Timer T3 External Up/Down Enable" "0: Count direction is controlled by bit T3UD; input..,1: Count direction is controlled by input T3EUD"
|
|
bitfld.long 0x0 7. "T3UD,Timer T3 Up/Down Control" "0: Timer T3 counts up,1: Timer T3 counts down"
|
|
newline
|
|
bitfld.long 0x0 6. "T3R,Timer T3 Input Run Bit" "0: Timer T3 stops,1: Timer T3 runs"
|
|
bitfld.long 0x0 3.--5. "T3M,Timer T3 Input Mode Control" "0: Gated Timer Mode with gate active high,?,?,?,?,?,6: Incremental Interface Mode (Rotation Detection..,7: Incremental Interface Mode (Edge Detection Mode)"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "T3I,Timer T3 Input Parameter Selection" "0,1,2,3,4,5,6,7"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "T4,Timer T4 Count Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T4,Timer T4 Current Value"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "T4CON,Timer T4 Control Register"
|
|
rbitfld.long 0x0 15. "T4RDIR,Timer T4 Rotation Direction" "0: Timer T4 counts up,1: Timer T4 counts down"
|
|
bitfld.long 0x0 14. "T4CHDIR,Timer T4 Count Direction Change" "0: No change in count direction was detected,1: A change in count direction was detected"
|
|
newline
|
|
bitfld.long 0x0 13. "T4EDGE,Timer T4 Edge Direction" "0: No count edge was detected,1: A count edge was detected"
|
|
bitfld.long 0x0 12. "T4IRDIS,Timer T4 Interrupt Disable" "0: Interrupt generation for T4CHDIR and T4EDGE..,1: Interrupt generation for T4CHDIR and T4EDGE.."
|
|
newline
|
|
bitfld.long 0x0 11. "CLRT3EN,Clear Timer T3 Enable" "0: No effect of T4IN on Timer T3,1: A falling edge on T4In clears timer T3"
|
|
bitfld.long 0x0 10. "CLRT2EN,Clear Timer T2 Enable" "0: No effect of T4EUD on timer T2,1: A falling edge on T4EUD clears timer T2"
|
|
newline
|
|
bitfld.long 0x0 9. "T4RC,Timer T4 Remote Control" "0: Timer T4 is controlled by its own run bit T4R,1: Timer T4 is controlled by the run bit T3R of.."
|
|
bitfld.long 0x0 8. "T4UDE,Timer T4 External Up/Down Enable" "0: Count direction is controlled by bit T4UD; input..,1: Count direction is controlled by input T4EUD"
|
|
newline
|
|
bitfld.long 0x0 7. "T4UD,Timer T2 Up/Down Control" "0: Timer T2 counts up,1: Timer T2 counts down"
|
|
bitfld.long 0x0 6. "T4R,Timer T4 Input Run Bit" "0: Timer T4 stops,1: Timer T4 runs"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "T4M,Timer T4 Mode Control (Basic Operating Mode)" "0: Gated Timer Mode with gate active high,?,?,?,4: Reload Mode,5: Capture Mode,6: Incremental Interface Mode (Rotation Detection..,7: Incremental Interface Mode (Edge Detection Mode)"
|
|
bitfld.long 0x0 0.--2. "T4I,Timer T4 Input Parameter Selection" "0,1,2,3,4,5,6,7"
|
|
group.long 0x2C++0x3
|
|
line.long 0x0 "T5,Timer 5 Count Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T5,Timer T5 Current Value"
|
|
group.long 0x14++0x3
|
|
line.long 0x0 "T5CON,Timer T5 Control Register"
|
|
bitfld.long 0x0 15. "T5SC,Timer T5 Capture Mode Enable" "0: Capture into register CAPREL disabled,1: Capture into register CAPREL enabled"
|
|
bitfld.long 0x0 14. "T5CLR,Timer T5 Clear Enable Bit" "0: Timer T5 is not cleared on a capture event,1: Timer T5 is cleared on a capture event"
|
|
newline
|
|
bitfld.long 0x0 12.--13. "CI,Register CAPREL Capture Trigger Selection" "0: Positive transition (rising edge) on CAPIN or..,?,2: Negative transition (falling edge) on CAPIN or..,3: Any transition (rising or falling edge) on CAPIN.."
|
|
bitfld.long 0x0 10. "CT3,Timer T3 Capture Trigger Enable" "0: Capture trigger from input line CAPIN,1: Capture trigger from T3 input lines T3IN and/or.."
|
|
newline
|
|
bitfld.long 0x0 9. "T5RC,Timer T5 Remote Control" "0: Timer T5 is controlled by its own run bit T5R,1: Timer T5 is controlled by the run bit T6R of.."
|
|
bitfld.long 0x0 8. "T5UDE,Timer T5 External Up/Down Enable" "0: Count direction is controlled by bit T5UD; input..,1: Count direction is controlled by input T5EUD"
|
|
newline
|
|
bitfld.long 0x0 7. "T5UD,Timer T2 Up/Down Control" "0: Timer T5 counts up,1: Timer T5 counts down"
|
|
bitfld.long 0x0 6. "T5R,Timer T5 Run Bit" "0: Timer T5 stops,1: Timer T5 runs"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "T5M,Timer T5 Input Mode Control" "0: Counter Mode,?,2: Gated Timer Mode with gate active low,3: Gated Timer Mode with gate active high"
|
|
bitfld.long 0x0 0.--2. "T5I,Timer T5 Input Parameter Selection" "0,1,2,3,4,5,6,7"
|
|
group.long 0x30++0x3
|
|
line.long 0x0 "T6,Timer 6 Count Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "T6,Timer T6 Current Value"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "T6CON,Timer T6 Control Register"
|
|
bitfld.long 0x0 15. "T6SR,Timer T6 Reload Mode Enable" "0: Reload from register CAPREL disabled,1: Reload from register CAPREL enabled"
|
|
bitfld.long 0x0 14. "T6CLR,Timer T6 Clear Enable Bit" "0: Timer T6 is not cleared on a capture event,1: Timer T6 is cleared on a capture event"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "BPS2,GPT2 Block Prescaler Control" "0: fGPT/2,?,2: fGPT/16,3: fGPT/8"
|
|
bitfld.long 0x0 10. "T6OTL,Timer T6 Overflow Toggle Latch" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "T6OE,Overflow/Underflow Output Enable" "0: Alternate Output Function Disabled,1: State of T6 toggle latch is output on pin T6OUT"
|
|
bitfld.long 0x0 8. "T6UDE,Timer T6 External Up/Down Enable" "0: Count direction is controlled by bit T6UD; input..,1: Count direction is controlled by input T6EUD"
|
|
newline
|
|
bitfld.long 0x0 7. "T6UD,Timer T6 Up/Down Control" "0: Timer T3 counts up,1: Timer T3 counts down"
|
|
bitfld.long 0x0 6. "T6R,Timer T6 Input Run Bit" "0: Timer T3 stops,1: Timer T3 runs"
|
|
newline
|
|
bitfld.long 0x0 3.--5. "T6M,Timer T6 Mode Control" "0: Gated Timer Mode with gate active high,?,?,?,?,?,?,?"
|
|
bitfld.long 0x0 0.--2. "T6I,Timer T6 Input Parameter Selection" "0,1,2,3,4,5,6,7"
|
|
tree.end
|
|
tree "HS (High Side Switch)"
|
|
base ad:0x40024000
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "CTRL,High Side Driver Control"
|
|
bitfld.long 0x0 12.--13. "HS1_OC_SEL,High Side 1 Overcurrent Threshold Selection" "0: 25 mA min.,1: 50 mA min.,2: 100 mA min.,3: 150 mA min."
|
|
newline
|
|
bitfld.long 0x0 8.--9. "HS1_SR_CTRL_SEL,High Side 1 Slew Rate Control select" "0: Fast Slew Rate 40V/us is enabled,?,2: Low EMC Slew Rate 1V/us is enabled (for low EMC..,?"
|
|
newline
|
|
bitfld.long 0x0 3. "HS1_OL_EN,High Side 1 Open Load Detection Enable" "0: disable open load detection,1: enable open load detection"
|
|
newline
|
|
bitfld.long 0x0 2. "HS1_ON,High Side 1 On" "0: HS driver off,1: HS driver on"
|
|
newline
|
|
bitfld.long 0x0 1. "HS1_PWM,High Side 1 PWM Enable" "0: disables control by PWM input,1: enables control by PWM input"
|
|
newline
|
|
bitfld.long 0x0 0. "HS1_EN,High Side 1 Enable" "0: HS circuit power off,1: HS circuit power on"
|
|
wgroup.long 0xC++0x3
|
|
line.long 0x0 "IRQCLR,High Side Driver Interrupt Status Clear Register"
|
|
bitfld.long 0x0 14. "HS1_OL_SC,High Side 1 Open Load Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "HS1_OT_SC,High Side 1 Overtemperature Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 7. "HS1_OC_ISC,High Side 1 Overcurrent Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "HS1_OL_ISC,High Side 1 Open Load Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "HS1_OT_ISC,High Side 1 Overtemperature Interrupt Status Clear" "0,1"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "IRQEN,High Side Driver Interrupt Enable Register"
|
|
bitfld.long 0x0 7. "HS1_OC_IEN,High Side 1 Overcurrent Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "HS1_OL_IEN,High Side 1 Open Load Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "HS1_OT_IEN,High Side 1 Overtemperature Interrupt Enable" "0,1"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "IRQS,High Side Driver Interrupt Status"
|
|
bitfld.long 0x0 14. "HS1_OL_STS,High Side 1 Open Load Status" "0: no open load Condition occurred.,1: open load occurred; switch is not automatically.."
|
|
newline
|
|
bitfld.long 0x0 13. "HS1_OT_STS,High Side 1 Overtemperature Status" "0: no overtemperature occurred.,1: overtemperature occurred; switch is.."
|
|
newline
|
|
bitfld.long 0x0 7. "HS1_OC_IS,High Side 1 Overcurrent Interrupt Status" "0: no overcurrent Condition occurred.,1: overcurrent occurred; switch is automatically.."
|
|
newline
|
|
bitfld.long 0x0 6. "HS1_OL_IS,High Side 1 Open Load Interrupt Status" "0: normal load,1: open load detected write sets status"
|
|
newline
|
|
bitfld.long 0x0 5. "HS1_OT_IS,High Side 1 Overtemperature Interrupt Status" "0: no overtemperature occurred.,1: overtemperature occurred; switch is.."
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "PWMSRCSEL,High Side PWM Source Selection Register"
|
|
bitfld.long 0x0 3.--5. "HS1_SRC_SEL,HS1 PWM Source Selection" "0: PWM output of CCU6,?,?,?,4: PWM output of CCU6,5: PWM output of CCU6,6: PWM output of GPT12,?"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "TRIM,High Side Driver 1 TRIM"
|
|
bitfld.long 0x0 8.--9. "HS1_OC_OT_BTFILT_SEL,Blanking Time Filter Select for HS1 overcurrent / overtemperature detection" "0: 8 us filter time,?,2: 16 us filter time,3: 32 us filter time"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "HS1_OL_BTFILT_SEL,Blanking Time Filter Select for HS1 open Load detection" "0: 8 us filter time,?,2: 16 us filter time,3: 32 us filter time"
|
|
tree.end
|
|
tree "LIN (Local Interconnect Network)"
|
|
base ad:0x4801E000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CTRL,LIN Transceiver Control"
|
|
bitfld.long 0x0 21. "HV_MODE,LIN Transceiver High Voltage Input - Output Mode" "0: High Voltage Mode Entry is disabled,1: High Voltage Mode Entry is enabled"
|
|
rbitfld.long 0x0 15. "FB_SM3,Feedback Signal 3 for Slope Mode Setting" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 14. "FB_SM2,Feedback Signal 2 for Slope Mode Setting" "0,1"
|
|
rbitfld.long 0x0 13. "FB_SM1,Feedback Signal 1 for Slope Mode Setting" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11.--12. "SM,LIN Transmitter Slope mode control" "0: for max. 40 kBaud,?,2: for max. 10.4 kBaud,3: for max. 150 kBaud#"
|
|
rbitfld.long 0x0 10. "RXD,Output Signal of Receiver" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "TXD,LIN Transmitter switch on (only used when LIN_HV_MODE is set)" "0: Transmitter is switched on,1: Transmitter is switched off"
|
|
rbitfld.long 0x0 4.--6. "MODE_FB,Feedback Signals for LIN Transmitter Mode Settings" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.long 0x0 1.--2. "MODE,LIN transceiver power mode control" "0: LIN module switched to LIN Receive Only Mode,?,?,3: LIN module switched to LIN Normal Mode"
|
|
bitfld.long 0x0 0. "EN,LIN Transceiver enable" "0: LIN module disable,1: LIN module enable"
|
|
wgroup.long 0x8++0x3
|
|
line.long 0x0 "IRQCLR,LIN Transceiver Interrupt Status Register Clear"
|
|
bitfld.long 0x0 11. "TXD_TMOUT_SC,LIN TXD time-out Status Clear" "0: no time-out cleared,1: time-out cleared"
|
|
bitfld.long 0x0 9. "OT_SC,LIN Receiver Overtemperature Status Clear" "0: overtemperature not cleared,1: overtemperature cleared"
|
|
newline
|
|
bitfld.long 0x0 8. "M_SM_ERR_SC,LIN Transceiver Mode Error - Slope Mode Error Status Clear" "0: overtemperature not cleared,1: overtemperature cleared"
|
|
bitfld.long 0x0 6. "TXD_TMOUT_ISC,LIN TXD time-out Interrupt Status Clear" "0: no time-out cleared,1: time-out cleared"
|
|
newline
|
|
bitfld.long 0x0 5. "OC_ISC,LIN Receiver Overcurrent Interrupt Status Clear" "0: overcurrent status not cleared,1: overcurrent status cleared"
|
|
bitfld.long 0x0 4. "OT_ISC,LIN Receiver Overtemperature Interrupt Status / Status Clear" "0: overtemperature not cleared,1: overtemperature cleared"
|
|
newline
|
|
bitfld.long 0x0 3. "M_SM_ERR_ISC,LIN Transceiver Mode Error - Slope Mode Error Interrupt Status Clear" "0: overtemperature not cleared,1: overtemperature cleared"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "IRQEN,LIN Transceiver Interrupt Enable Register"
|
|
bitfld.long 0x0 6. "TXD_TMOUT_IEN,LIN Transceiver TxD-Timeout interrupt enable" "0,1"
|
|
bitfld.long 0x0 5. "OC_IEN,LIN Transceiver Overcurrent interrupt enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "OT_IEN,LIN Transceiver Overtemperature interrupt enable" "0,1"
|
|
bitfld.long 0x0 3. "M_SM_ERR_IEN,LIN Transceiver Mode - Slope Mode Error interrupt enable" "0,1"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "IRQS,LIN Transceiver Interrupt Status"
|
|
bitfld.long 0x0 11. "TXD_TMOUT_STS,LIN TXD time-out Status" "0: no time-out occurred,1: time-out occurred"
|
|
bitfld.long 0x0 9. "OT_STS,LIN Receiver Overtemperature Status" "0: overtemperature occurred,1: overtemperature occurred"
|
|
newline
|
|
bitfld.long 0x0 8. "M_SM_ERR_STS,LIN Transceiver Mode Error - Slope Mode Error Status" "0: status occurred,1: status occurred"
|
|
bitfld.long 0x0 6. "TXD_TMOUT_IS,LIN TXD time-out Interrupt Status" "0: no time-out occurred,1: time-out occurred"
|
|
newline
|
|
bitfld.long 0x0 5. "OC_IS,LIN Receiver Overcurrent Interrupt Status" "0: overcurrent status occurred,1: overcurrent status occurred"
|
|
bitfld.long 0x0 4. "OT_IS,LIN Receiver Overtemperature Interrupt Status" "0: overtemperature occurred,1: overtemperature occurred"
|
|
newline
|
|
bitfld.long 0x0 3. "M_SM_ERR_IS,LIN Transceiver Mode Error - Slope Mode Error Interrupt Status" "0: status occurred,1: status occurred"
|
|
tree.end
|
|
tree "MATH (MATH Coprocessor)"
|
|
base ad:0x48013000
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "DIVCON,Divider Control Register"
|
|
hexmask.long.byte 0x0 24.--28. 1. "DVSSRC,Divisor Shift Right Count"
|
|
hexmask.long.byte 0x0 16.--20. 1. "DVDSLC,Dividend Shift Left Count"
|
|
newline
|
|
bitfld.long 0x0 15. "QSDIR,Quotient Shift Direction" "0: Left shift,1: Right shift"
|
|
hexmask.long.byte 0x0 8.--12. 1. "QSCNT,Quotient Shift Count"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "DIVMODE,Division Mode" "0: 32-bit divide by 16-bit,?,2: 16-bit divide by 16-bit,?"
|
|
bitfld.long 0x0 2. "USIGN,Unsigned Division Enable" "0: Signed division is selected,1: Unsigned division is selected"
|
|
newline
|
|
bitfld.long 0x0 1. "STMODE,Start Mode" "0: Calculation is automatically started with a..,1: Calculation is started by setting the ST bit to 1"
|
|
bitfld.long 0x0 0. "ST,Start Bit" "0: No effect,1: Start the division operation when STMODE=1#"
|
|
rgroup.long 0x30++0x3
|
|
line.long 0x0 "DIVST,Divider Status Register"
|
|
bitfld.long 0x0 0. "BSY,Busy Indication" "0: Divider is not running any division operation.,1: Divider is still running a division operation."
|
|
group.long 0x20++0x7
|
|
line.long 0x0 "DVD,Dividend Register"
|
|
hexmask.long 0x0 0.--31. 1. "VAL,Dividend Value"
|
|
line.long 0x4 "DVS,Divisor Register"
|
|
hexmask.long 0x4 0.--31. 1. "VAL,Divisor Value"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "EVFCR,Event Flag Clear Register"
|
|
bitfld.long 0x0 1. "DIVERRC,Divider Error Event Flag Clear" "0: No effect.,1: Clears the Divider error event flag in EVFR.."
|
|
bitfld.long 0x0 0. "DIVEOCC,Divider End of Calculation Event Flag Clear" "0: No effect.,1: Clears the Divider end of calculation event flag.."
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "EVFR,Event Flag Register"
|
|
bitfld.long 0x0 1. "DIVERR,Divider Error Event Flag" "0: Divider error event has not been detected,1: Divider error event has been detected"
|
|
bitfld.long 0x0 0. "DIVEOC,Divider End of Calculation Event Flag" "0: Divider end of calculation event has not been..,1: Divider end of calculation event has been.."
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "EVIER,Event Interupt Enable Register"
|
|
bitfld.long 0x0 1. "DIVERRIEN,Divider Error Interrupt Enable" "0: Divider error interrupt generation is disabled,1: Divider error interrupt generation is enabled"
|
|
bitfld.long 0x0 0. "DIVEOCIEN,Divider End of Calculation Interrupt Enable" "0: Divider end of calculation interrupt generation..,1: Divider end of calculation interrupt generation.."
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "EVSFR,Event Flag Set Register"
|
|
bitfld.long 0x0 1. "DIVERRS,Divider Error Event Flag Set" "0: No effect.,1: Sets the Divider error event flag in EVFR.."
|
|
bitfld.long 0x0 0. "DIVEOCS,Divider End of Calculation Event Flag Set" "0: No effect.,1: Sets the Divider end of calculation event flag.."
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "GLBCON,Global Control Register"
|
|
bitfld.long 0x0 31. "MATH_EN,Enable Math Module" "0: Math module is disabled,1: Math module is enabled"
|
|
bitfld.long 0x0 16.--17. "SUSCFG,Suspend Mode Configuration" "0: Hard suspend mode will be entered when CPU is..,?,2: Soft suspend mode will be entered when CPU is..,?"
|
|
newline
|
|
bitfld.long 0x0 3.--4. "DVSRC,Divisor Register Result Chaining" "0: QUOT register is the selected source,?,2: RMD register is the selected source,?"
|
|
bitfld.long 0x0 0.--1. "DVDRC,Dividend Register Result Chaining" "0: QUOT register is the selected source,?,2: RMD register is the selected source,?"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "MATH_ID,Module Identification Register"
|
|
hexmask.long.word 0x0 16.--31. 1. "MOD_NUMBER,Module Number Value"
|
|
hexmask.long.byte 0x0 8.--15. 1. "MOD_TYPE,Module Type"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--7. 1. "MOD_REV,Module Revision Number"
|
|
rgroup.long 0x28++0x7
|
|
line.long 0x0 "QUOT,Quotient Register"
|
|
hexmask.long 0x0 0.--31. 1. "VAL,Quotient Value"
|
|
line.long 0x4 "RMD,Remainder Register"
|
|
hexmask.long 0x4 0.--31. 1. "VAL,Remainder Value"
|
|
tree.end
|
|
tree "MF (Measurement Unit)"
|
|
base ad:0x48018000
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CSA_CTRL,Current Sense Amplifier Control Register"
|
|
bitfld.long 0x0 8. "CSA_VZERO,Current Sense Output Selection" "0: CSA output connected to ADC1 Ch13,1: voltage reference connected to ADC1 Ch13"
|
|
bitfld.long 0x0 4. "CSA_MI_EN,Enable Module Isolation Testmode" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1.--2. "CSA_GAIN,Operational Amplifier Gain Setting" "0: Gain Factor 20,?,2: Gain Factor 40,3: Gain Factor 60"
|
|
bitfld.long 0x0 0. "CSA_EN,CSA Enable" "0: OPA switched off,1: OPA switched on"
|
|
rgroup.long 0x14++0x3
|
|
line.long 0x0 "REF1_STS,Reference 1 Status Register"
|
|
bitfld.long 0x0 5. "VREF1V2_UPTHWARN_STS,Status for Overvoltage Threshold Measurement of internal VAREF" "0: write clears status,1: trigger status set"
|
|
bitfld.long 0x0 4. "VREF1V2_LOTHWARN_STS,Status for Undervoltage Threshold Measurement of internal VAREF" "0: write clears status,1: trigger status set"
|
|
tree.end
|
|
tree "PMU (Power Management Unit)"
|
|
base ad:0x50004000
|
|
group.long 0x6C++0x3
|
|
line.long 0x0 "CNF_RST_TFB,Reset Blind Time Register"
|
|
bitfld.long 0x0 0.--1. "RST_TFB,Reset Pin Blind Time Selection Bits" "0: 1 us typ.,?,2: 5 us typ.,3: 31 us typ."
|
|
group.long 0xAC++0x3
|
|
line.long 0x0 "CNF_WAKE_FILTER,PMU Wake-up Timing Register"
|
|
bitfld.long 0x0 2.--3. "CNF_GPIO_FT,Wake-up Filter time for General Purpose IO" "0: 20 us filter time,?,2: 40 us filter time,3: 5 us filter time"
|
|
bitfld.long 0x0 1. "CNF_MON_FT,Wake-up Filter time for Monitoring Inputs" "0: 20 us filter time,1: 40 us filter time"
|
|
newline
|
|
bitfld.long 0x0 0. "CNF_LIN_FT,Wake-up Filter time for LIN WAKE" "0: 50 us filter time,1: 30 us filter time"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "DRV_CTRL,PMU Bridge Driver Control"
|
|
bitfld.long 0x0 6.--7. "CNF_OFF,CNF_OFF Function" "0,1,2,3"
|
|
bitfld.long 0x0 4.--5. "CNF_ON,CNF_ON Function" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 3. "GL2_HOLD_ON,GL2 Hold Mode On" "0,1"
|
|
bitfld.long 0x0 2. "GL2_CYC_ON,GL2 Cyclic On" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "GL1_HOLD_ON,GL1 Hold Mode On" "0,1"
|
|
bitfld.long 0x0 0. "GL1_CYC_ON,GL1 Cyclic On" "0,1"
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "GPIO_WAKE_STATUS,GPIO Port wake status register"
|
|
bitfld.long 0x0 12. "GPIO1_STS_4,Wake GPIO1_4" "0,1"
|
|
bitfld.long 0x0 10. "GPIO1_STS_2,Wake GPIO1_2" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "GPIO1_STS_1,Wake GPIO1_1" "0,1"
|
|
bitfld.long 0x0 8. "GPIO1_STS_0,Wake GPIO1_0" "0,1"
|
|
newline
|
|
bitfld.long 0x0 5. "GPIO0_STS_5,Status of GPIO0_5" "0,1"
|
|
bitfld.long 0x0 4. "GPIO0_STS_4,Status of GPIO0_4" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "GPIO0_STS_3,Status of GPIO0_3" "0,1"
|
|
bitfld.long 0x0 2. "GPIO0_STS_2,Status of GPIO0_2" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "GPIO0_STS_1,Status of GPIO0_1" "0,1"
|
|
bitfld.long 0x0 0. "GPIO0_STS_0,Status of GPIO0_0" "0,1"
|
|
group.long 0xC0++0xB
|
|
line.long 0x0 "GPUDATA0to3,General Purpose User DATA0to3"
|
|
hexmask.long.byte 0x0 24.--31. 1. "DATA3,DATA3 Storage Byte"
|
|
hexmask.long.byte 0x0 16.--23. 1. "DATA2,DATA2 Storage Byte"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--15. 1. "DATA1,DATA1 Storage Byte"
|
|
hexmask.long.byte 0x0 0.--7. 1. "DATA0,DATA0 Storage Byte"
|
|
line.long 0x4 "GPUDATA4to7,General Purpose User DATA4to7"
|
|
hexmask.long.byte 0x4 24.--31. 1. "DATA7,DATA7 Storage Byte"
|
|
hexmask.long.byte 0x4 16.--23. 1. "DATA6,DATA6 Storage Byte"
|
|
newline
|
|
hexmask.long.byte 0x4 8.--15. 1. "DATA5,DATA5 Storage Byte"
|
|
hexmask.long.byte 0x4 0.--7. 1. "DATA4,DATA4 Storage Byte"
|
|
line.long 0x8 "GPUDATA8to11,General Purpose User DATA8to11"
|
|
hexmask.long.byte 0x8 24.--31. 1. "DATA11,DATA11 Storage Byte"
|
|
hexmask.long.byte 0x8 16.--23. 1. "DATA10,DATA10 Storage Byte"
|
|
newline
|
|
hexmask.long.byte 0x8 8.--15. 1. "DATA9,DATA9 Storage Byte"
|
|
hexmask.long.byte 0x8 0.--7. 1. "DATA8,DATA8 Storage Byte"
|
|
group.long 0x5C++0x3
|
|
line.long 0x0 "HIGHSIDE_CTRL,Highside Control Register"
|
|
bitfld.long 0x0 10. "SPARE,Spare" "0,1"
|
|
bitfld.long 0x0 2. "HS1_CYC_EN,High-Side 1 switch enable for cyclic sense" "0,1"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "LIN_WAKE_EN,LIN Wake Enable"
|
|
bitfld.long 0x0 7. "LIN_WAKE_EN,Lin Wake enable" "0,1"
|
|
group.long 0x34++0x7
|
|
line.long 0x0 "MON_CNF1,Settings Monitor"
|
|
rbitfld.long 0x0 31. "MON4_STS,MON4 Status Input" "0: MON input has low status,1: MON input has high status"
|
|
bitfld.long 0x0 30. "MON4_NSLEEP_SPARE,MON4 Sleep Bit" "0: internal MON output forced to 0,1: internal MON output not forced to 0"
|
|
newline
|
|
bitfld.long 0x0 29. "MON4_PU,Pull-Up Current Source for MON4 Input Enable" "0: Pull-up source disabled,1: Pull-up source enabled"
|
|
bitfld.long 0x0 28. "MON4_PD,Pull-Down Current Source for MON4 Input Enable" "0: Pull-down source disabled,1: Pull-down source enabled"
|
|
newline
|
|
bitfld.long 0x0 27. "MON4_CYC,MON4 for Cycle Sense Enable" "0: Cycle Sense disabled,1: Cycle Sense enabled"
|
|
bitfld.long 0x0 26. "MON4_RISE,MON4 Wake-up on Rising Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 25. "MON4_FALL,MON4 Wake-up on Falling Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
bitfld.long 0x0 24. "MON4_EN,MON4 Enable" "0: MON4 disabled,1: MON4 enabled"
|
|
newline
|
|
rbitfld.long 0x0 23. "MON3_STS,MON3 Status Input" "0: MON input has low status,1: MON input has high status"
|
|
bitfld.long 0x0 22. "MON3_NSLEEP_SPARE,MON3 Sleep Bit" "0: internal MON output forced to 0,1: internal MON output not forced to 0"
|
|
newline
|
|
bitfld.long 0x0 21. "MON3_PU,Pull-Up Current Source for MON3 Input Enable" "0: Pull-up source disabled,1: Pull-up source enabled"
|
|
bitfld.long 0x0 20. "MON3_PD,Pull-Down Current Source for MON3 Input Enable" "0: Pull-down source disabled,1: Pull-down source enabled"
|
|
newline
|
|
bitfld.long 0x0 19. "MON3_CYC,MON3 for Cycle Sense Enable" "0: Cycle Sense disabled,1: Cycle Sense enabled"
|
|
bitfld.long 0x0 18. "MON3_RISE,MON3 Wake-up on Rising Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 17. "MON3_FALL,MON3 Wake-up on Falling Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
bitfld.long 0x0 16. "MON3_EN,MON3 Enable" "0: MON3 disabled,1: MON3 enabled"
|
|
newline
|
|
rbitfld.long 0x0 15. "MON2_STS,MON2 Status Input" "0: MON input has low status,1: MON input has high status"
|
|
bitfld.long 0x0 14. "MON2_NSLEEP_SPARE,MON2 Sleep Bit" "0: internal MON output forced to 0,1: internal MON output not forced to 0"
|
|
newline
|
|
bitfld.long 0x0 13. "MON2_PU,Pull-Up Current Source for MON2 Input Enable" "0: Pull-up source disabled,1: Pull-up source enabled"
|
|
bitfld.long 0x0 12. "MON2_PD,Pull-Down Current Source for MON2 Input Enable" "0: Pull-down source disabled,1: Pull-down source enabled"
|
|
newline
|
|
bitfld.long 0x0 11. "MON2_CYC,MON2 for Cycle Sense Enable" "0: Cycle Sense disabled,1: Cycle Sense enabled"
|
|
bitfld.long 0x0 10. "MON2_RISE,MON2 Wake-up on Rising Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 9. "MON2_FALL,MON2 Wake-up on Falling Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
bitfld.long 0x0 8. "MON2_EN,MON2 Enable" "0: MON2 disabled,1: MON2 enabled"
|
|
newline
|
|
rbitfld.long 0x0 7. "MON1_STS,MON1 Status Input" "0: MON input has low status,1: MON input has high status"
|
|
bitfld.long 0x0 6. "MON1_NSLEEP_SPARE,MON1 Sleep Bit" "0: internal MON output forced to 0,1: internal MON output not forced to 0"
|
|
newline
|
|
bitfld.long 0x0 5. "MON1_PU,Pull-Up Current Source for MON1 Input Enable" "0: Pull-up source disabled,1: Pull-up source enabled"
|
|
bitfld.long 0x0 4. "MON1_PD,Pull-Down Current Source for MON1 Input Enable" "0: Pull-down source disabled,1: Pull-down source enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "MON1_CYC,MON1 for Cycle Sense Enable" "0: Cycle Sense disabled,1: Cycle Sense enabled"
|
|
bitfld.long 0x0 2. "MON1_RISE,MON1 Wake-up on Rising Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "MON1_FALL,MON1 Wake-up on Falling Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
bitfld.long 0x0 0. "MON1_EN,MON1 Enable" "0: MON1 disabled,1: MON1 enabled"
|
|
line.long 0x4 "MON_CNF2,Settings Monitor"
|
|
rbitfld.long 0x4 7. "MON5_STS,MON5 Status Input" "0: MON input has low status,1: MON input has high status"
|
|
bitfld.long 0x4 6. "MON5_NSLEEP_SPARE,MON5 Sleep Bit" "0: internal MON output forced to 0,1: internal MON output not forced to 0"
|
|
newline
|
|
bitfld.long 0x4 5. "MON5_PU,Pull-Up Current Source for MON5 Input Enable" "0: Pull-up source disabled,1: Pull-up source enabled"
|
|
bitfld.long 0x4 4. "MON5_PD,Pull-Down Current Source for MON5 Input Enable" "0: Pull-down source disabled,1: Pull-down source enabled"
|
|
newline
|
|
bitfld.long 0x4 3. "MON5_CYC,MON5 for Cycle Sense Enable" "0: Cycle Sense disabled,1: Cycle Sense enabled"
|
|
bitfld.long 0x4 2. "MON5_RISE,MON5 Wake-up on Rising Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
newline
|
|
bitfld.long 0x4 1. "MON5_FALL,MON5 Wake-up on Falling Edge Enable" "0: Wake-up disabled,1: Wake-up enabled"
|
|
bitfld.long 0x4 0. "MON5_EN,MON5 Enable" "0: MON5 disabled,1: MON5 enabled"
|
|
group.long 0x54++0x3
|
|
line.long 0x0 "OT_CTRL,Overtemperature Control Register"
|
|
bitfld.long 0x0 7. "PMU_OT_EN,PMU Overtemperature Detection Enable" "0: Overtemperature detection disabled,1: Overtemperature detection enabled"
|
|
bitfld.long 0x0 6. "PMU_OT_WAKE_EN,PMU Wake On Overtemperature Enable" "0: no Wake-Up on OT condition,1: Wake-Up on OT condition"
|
|
newline
|
|
bitfld.long 0x0 5. "PMU_OT_INT_EN,PMU Overtemperature Interrupt Enable" "0: Interrupt on OT disabled,1: Interrupt on OT enabled"
|
|
hexmask.long.byte 0x0 0.--3. 1. "PMU_OT_TH_CNF,PMU Overtemperature threshold"
|
|
group.long 0xB4++0x3
|
|
line.long 0x0 "PORCFG,POR Reset Configuration Register"
|
|
bitfld.long 0x0 0.--1. "CNF_FILT,Configuration for reset filter" "0,1,2,3"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "RESET_STS,Reset Status Register"
|
|
bitfld.long 0x0 10. "LOCKUP,Lockup-Reset Flag" "0: No Lockup-Reset executed,1: Lockup-Reset executed"
|
|
bitfld.long 0x0 9. "PMU_SOFT,Soft-Reset Flag" "0: No Soft-Reset executed,1: Soft-Reset executed"
|
|
newline
|
|
bitfld.long 0x0 8. "PMU_IntWDT,Internal Watchdog Reset Flag" "0: No Internal Watchdog reset executed,1: Internal Watchdog reset executed"
|
|
bitfld.long 0x0 7. "PMU_VS_POR,Power-On Reset Flag" "0: No Power-On reset executed,1: Power-On reset executed"
|
|
newline
|
|
bitfld.long 0x0 6. "PMU_PIN,PIN-Reset Flag" "0: No PIN-Reset executed,1: PIN-Reset executed"
|
|
bitfld.long 0x0 5. "PMU_ExtWDT,External Watchdog (WDT1) Reset Flag" "0: No External Watchdog reset executed,1: External Watchdog reset executed"
|
|
newline
|
|
bitfld.long 0x0 4. "PMU_ClkWDT,Clock Watchdog (CLKWDT) Reset Flag" "0: No Clock Watchdog reset executed,1: Clock Watchdog reset executed"
|
|
bitfld.long 0x0 3. "PMU_LPR,Low Priority Resets (see PMU_RST_STS2)" "0: No Low Priority reset executed,1: Low Priority reset executed"
|
|
newline
|
|
bitfld.long 0x0 2. "PMU_SleepEX,Flag which indicates a reset caused by Sleep-Exit" "0: No reset caused by Sleep-Exit executed,1: Reset caused by Sleep-Exit executed"
|
|
bitfld.long 0x0 1. "PMU_WAKE,Flag which indicates a reset caused by Stop-Exit" "0: No reset caused by Stop-Exit executed,1: Reset caused by Stop-Exit executed"
|
|
newline
|
|
bitfld.long 0x0 0. "SYS_FAIL,Flag which indicates a reset caused by a System Fail reported in the corresponding Fail Register" "0: No reset caused by System Fail executed,1: Reset caused by System Fail executed"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "SLEEP,PMU Sleep Behavior Register"
|
|
bitfld.long 0x0 24.--26. "CYC_SENSE_S_DEL,Sample Delay in Cyclic Sense" "0: 40 us typ.,?,?,?,4: 60 us typ.,5: 80 us typ.,6: 100 us typ.,7: 150 us typ."
|
|
bitfld.long 0x0 20.--21. "CYC_WAKE_E01,Exponent" "0: Exponent value is 1,?,2: Exponent value is 2,3: Exponent value is 3"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--19. 1. "CYC_WAKE_M03,Mantissa"
|
|
bitfld.long 0x0 12.--13. "CYC_SENSE_E01,Exponent" "0: Exponent value is 1,?,2: Exponent value is 2,3: Exponent value is 3"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--11. 1. "CYC_SENSE_M03,Mantissa"
|
|
bitfld.long 0x0 3. "CYC_SENSE_EN,Enabling Cyclic Sense" "0: Cyclic Sense disabled,1: Cyclic Sense enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "CYC_WAKE_EN,Enabling Cyclic Wake" "0: Cyclic Wake disabled,1: Cyclic Wake enabled"
|
|
bitfld.long 0x0 1. "EN_0V9_N,Enables the reduction of the VDDC regulator output to 0.9 V during Stop-Mode" "0: Output voltage reduction enabled,1: Output voltage reduction disabled"
|
|
newline
|
|
bitfld.long 0x0 0. "WAKE_W_RST,Wake-up with reset execution" "0: Stop-Exit without reset execution,1: Stop-Exit with reset execution"
|
|
group.long 0x8++0x7
|
|
line.long 0x0 "SUPPLY_STS,Voltage Reg Status Register"
|
|
bitfld.long 0x0 13. "PMU_5V_OVERLOAD_SC,Overload at VDDP regulator Status clear" "0: Overload status not cleared,1: Overload status cleared"
|
|
bitfld.long 0x0 12. "PMU_5V_OVERVOLT_SC,Overvoltage at VDDP regulator Status clear" "0: Overvoltage status not cleared,1: Overvoltage status cleared"
|
|
newline
|
|
bitfld.long 0x0 11. "PMU_OVERTEMP_SC,Overtemperature Status clear" "0: Overtemperature status not cleared,1: Overtemperature status cleared"
|
|
bitfld.long 0x0 9. "PMU_1V5_OVERLOAD_SC,Overload at VDDC regulator Status clear" "0: Overload status not cleared,1: Overload status cleared"
|
|
newline
|
|
bitfld.long 0x0 8. "PMU_1V5_OVERVOLT_SC,Overvoltage at VDDC regulator Status clear" "0: Overvoltage status not cleared,1: Overvoltage status cleared"
|
|
bitfld.long 0x0 6. "PMU_5V_FAIL_EN,Enabling of VDDP status information as interrupt source" "0: No interrupts are generated,1: Interrupts are generated"
|
|
newline
|
|
rbitfld.long 0x0 5. "PMU_5V_OVERLOAD,Overload at VDDP regulator" "0,1"
|
|
rbitfld.long 0x0 4. "PMU_5V_OVERVOLT,Overvoltage at VDDP regulator" "0,1"
|
|
newline
|
|
rbitfld.long 0x0 3. "PMU_OVERTEMP,PMU Overtemperature" "0,1"
|
|
bitfld.long 0x0 2. "PMU_1V5_FAIL_EN,Enabling of VDDC status information as interrupt source" "0: No interrupts are generated,1: Interrupts are generated"
|
|
newline
|
|
rbitfld.long 0x0 1. "PMU_1V5_OVERLOAD,Overload at VDDC regulator" "0,1"
|
|
rbitfld.long 0x0 0. "PMU_1V5_OVERVOLT,Overvoltage at VDDC regulator" "0,1"
|
|
line.long 0x4 "VDDEXT_CTRL,VDDEXT Control"
|
|
bitfld.long 0x4 13. "VDDEXT_OT_SC,VDDEXT Supply Overtemperature Status clear" "0: VDDEXT Overtemperature status cleared,1: VDDEXT Overtemperature status not cleared"
|
|
bitfld.long 0x4 12. "VDDEXT_UV_ISC,VDDEXT Supply Undervoltage Interrupt Status clear" "0: VDDEXT Undervoltage cleared,1: VDDEXT Undervoltage not cleared"
|
|
newline
|
|
bitfld.long 0x4 11. "VDDEXT_OT_ISC,VDDEXT Supply Overtemperature Interrupt Status clear" "0: VDDEXT OverTemperature cleared,1: VDDEXT OverTemperature not cleared"
|
|
rbitfld.long 0x4 7. "VDDEXT_STABLE,VDDEXT Supply Stable" "0,1"
|
|
newline
|
|
rbitfld.long 0x4 6. "VDDEXT_OT,VDDEXT Supply Overtemperature" "0,1"
|
|
rbitfld.long 0x4 5. "VDDEXT_OT_STS,VDDEXT Supply Overtemperature Status" "0,1"
|
|
newline
|
|
rbitfld.long 0x4 4. "VDDEXT_UV_IS,VDDEXT Supply Undervoltage Interrupt Status" "0,1"
|
|
rbitfld.long 0x4 3. "VDDEXT_OT_IS,VDDEXT Supply OverTemperature Interrupt Status" "0,1"
|
|
newline
|
|
bitfld.long 0x4 2. "VDDEXT_FAIL_EN,Enabling of VDDEXT Supply status information as interrupt source" "0: VDDEXT fail interrupts are disable,1: VDDEXT fail Interrupts are enable"
|
|
bitfld.long 0x4 1. "VDDEXT_CYC_EN,VDDEXT Supply for Cyclic Sense Enable" "0: VDDEXT for cyclic sense disable,1: VDDEXT for cyclic sense enable"
|
|
newline
|
|
bitfld.long 0x4 0. "VDDEXT_ENABLE,VDDEXT Supply Enable" "0: VDDEXT Supply disable,1: VDDEXT supply enable"
|
|
group.long 0xBC++0x3
|
|
line.long 0x0 "WAKE_CNF_GPIO0,Wake Configuration GPIO Port 0 Register"
|
|
bitfld.long 0x0 21. "CYC_5,GPIO0_5 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
bitfld.long 0x0 20. "CYC_4,GPIO0_4 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
newline
|
|
bitfld.long 0x0 19. "CYC_3,GPIO0_3 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
bitfld.long 0x0 18. "CYC_2,GPIO0_2 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
newline
|
|
bitfld.long 0x0 17. "CYC_1,GPIO0_1 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
bitfld.long 0x0 16. "CYC_0,GPIO0_0 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
newline
|
|
bitfld.long 0x0 13. "FA_5,Port 0_5 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 12. "FA_4,Port 0_4 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 11. "FA_3,Port 0_3 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 10. "FA_2,Port 0_2 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 9. "FA_1,Port 0_1 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 8. "FA_0,Port 0_0 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 5. "RI_5,Port 0_5 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 4. "RI_4,Port 0_4 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "RI_3,Port 0_3 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 2. "RI_2,Port 0_2 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "RI_1,Port 0_1 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 0. "RI_0,Port 0_0 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
group.long 0xCC++0x3
|
|
line.long 0x0 "WAKE_CNF_GPIO1,Wake Configuration GPIO Port 1 Register"
|
|
bitfld.long 0x0 20. "CYC_4,GPIO1_4 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
bitfld.long 0x0 18. "CYC_2,GPIO1_2 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
newline
|
|
bitfld.long 0x0 17. "CYC_1,GPIO1_1 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
bitfld.long 0x0 16. "CYC_0,GPIO1_0 input for cycle sense enable" "0: input for cycle sense disabled,1: input for cycle sense enabled"
|
|
newline
|
|
bitfld.long 0x0 12. "FA_4,Port 1_4 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 10. "FA_2,Port 1_2 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 9. "FA_1,Port 1_1 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 8. "FA_0,Port 1_0 Wake-up on Falling Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 4. "RI_4,Port 1_4 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 2. "RI_2,Port 1_2 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "RI_1,Port 1_1 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
bitfld.long 0x0 0. "RI_0,Port 1_0 Wake-up on Rising Edge enable" "0: wake-up disabled,1: wake-up enabled"
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "WAKE_STATUS,Main wake status register"
|
|
bitfld.long 0x0 18. "VDDEXT_UV,Wake VDDEXT Undervoltage" "0,1"
|
|
bitfld.long 0x0 17. "VDDEXT_OT,Wake VDDEXT Overtemperature" "0,1"
|
|
newline
|
|
bitfld.long 0x0 16. "PMU_OT,Wake PMU Overtemperature" "0,1"
|
|
bitfld.long 0x0 12. "MON5_WAKE_STS,Status of MON5" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "MON4_WAKE_STS,Status of MON4" "0,1"
|
|
bitfld.long 0x0 10. "MON3_WAKE_STS,Status of MON3" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "MON2_WAKE_STS,Status of MON2" "0,1"
|
|
bitfld.long 0x0 8. "MON1_WAKE_STS,Status of MON1" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "GPIO2,Wake-up via GPIO2 which is a logical OR combination of all Wake_STS_GPIO2 bits" "0,1"
|
|
bitfld.long 0x0 5. "FAIL,Wake-up after any Fail which is a logical OR combination of PMU_OT VDDEXT_OT VDDEXT_UV" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "CYC_WAKE,Wake-up caused by Cyclic Wake" "0,1"
|
|
bitfld.long 0x0 3. "GPIO1,Wake-up via GPIO1 which is a logical OR combination of all Wake_STS_GPIO1 bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "GPIO0,Wake-up via GPIO0 which is a logical OR combination of all Wake_STS_GPIO0 bits" "0,1"
|
|
bitfld.long 0x0 1. "MON,Wake-up via MON which is a logical OR combination of all Wake_STS_MON bits" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "LIN_WAKE,Wake-up via LIN- Message" "0,1"
|
|
rgroup.long 0x70++0x3
|
|
line.long 0x0 "WFS,WFS System Fail Register"
|
|
bitfld.long 0x0 8. "PMU_OT_FAIL,PMU Overtemperature Indication Flag" "0: PMU ok,1: PMU Overtemperature"
|
|
bitfld.long 0x0 7. "LP_CLKWD,LP_CLKWD" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "WDT1_SEQ_FAIL,External Watchdog (WDT1) Sequential Fail" "0: System working properly,1: 5 consecutive watchdog fails"
|
|
bitfld.long 0x0 5. "SYS_OT,System Overtemperature Indication Flag" "0: System ok,1: System Overtemperature"
|
|
newline
|
|
bitfld.long 0x0 4. "SYS_CLK_WDT,System Clock (fsys)Watchdog Fail" "0: fsys ok,1: fsys failed"
|
|
bitfld.long 0x0 3. "PMU_5V_OVL,VDDP Overload Flag" "0: VDDP ok,1: VDDP Overload"
|
|
newline
|
|
bitfld.long 0x0 2. "PMU_1V5_OVL,VDDC Overload Flag" "0: VDDC ok,1: Hall VDDC Overload"
|
|
bitfld.long 0x0 1. "SUPP_TMOUT,Supply Time Out" "0: VDDP or VDDC are in expected range,1: VDDP or VDDC do not have stable operating point"
|
|
newline
|
|
bitfld.long 0x0 0. "SUPP_SHORT,Supply Short" "0: VDDP or VDDC are in expected range,1: VDDP or VDDC are in short circuit condition"
|
|
tree.end
|
|
tree "PORT (GPIO Ports and Peripheral I/O)"
|
|
base ad:0x48028000
|
|
group.long 0x14++0x7
|
|
line.long 0x0 "P0_ALTSEL0,Port 0 Alternate Select Register 0"
|
|
bitfld.long 0x0 5. "PP5,See" "0,1"
|
|
bitfld.long 0x0 4. "PP4,See" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "PP3,See" "0,1"
|
|
bitfld.long 0x0 2. "PP2,See" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,See" "0,1"
|
|
bitfld.long 0x0 0. "PP0,See" "0,1"
|
|
line.long 0x4 "P0_ALTSEL1,Port 0 Alternate Select Register 1"
|
|
bitfld.long 0x4 5. "PP5,See" "0,1"
|
|
bitfld.long 0x4 4. "PP4,See" "0,1"
|
|
newline
|
|
bitfld.long 0x4 3. "PP3,See" "0,1"
|
|
bitfld.long 0x4 2. "PP2,See" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "PP1,See" "0,1"
|
|
bitfld.long 0x4 0. "PP0,See" "0,1"
|
|
group.long 0x0++0xB
|
|
line.long 0x0 "P0_DATA,Port 0 Data Register"
|
|
rbitfld.long 0x0 21. "PP5_STS,Port 0 Pin 5 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 5 data value = 0,1: Port 0 pin 5 data value = 1"
|
|
rbitfld.long 0x0 20. "PP4_STS,Port 0 Pin 4 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 4 data value = 0,1: Port 0 pin 4 data value = 1"
|
|
newline
|
|
rbitfld.long 0x0 19. "PP3_STS,Port 0 Pin 3 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 3 data value = 0,1: Port 0 pin 3 data value = 1"
|
|
rbitfld.long 0x0 18. "PP2_STS,Port 0 Pin 2 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 2 data value = 0,1: Port 0 pin 2 data value = 1"
|
|
newline
|
|
rbitfld.long 0x0 17. "PP1_STS,Port 0 Pin 1 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 1 data value = 0,1: Port 0 pin 1 data value = 1"
|
|
rbitfld.long 0x0 16. "PP0_STS,Port 0 Pin 0 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 0 data value = 0,1: Port 0 pin 0 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 5. "PP5,Port 0 Pin 5 Data Value" "0: Port 0 pin 5 data value = 0,1: Port 0 pin 5 data value = 1"
|
|
bitfld.long 0x0 4. "PP4,Port 0 Pin 4 Data Value" "0: Port 0 pin 4 data value = 0,1: Port 0 pin 4 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 3. "PP3,Port 0 Pin 3 Data Value" "0: Port 0 pin 3 data value = 0,1: Port 0 pin 3 data value = 1"
|
|
bitfld.long 0x0 2. "PP2,Port 0 Pin 2 Data Value" "0: Port 0 pin 2 data value = 0,1: Port 0 pin 2 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,Port 0 Pin 1 Data Value" "0: Port 0 pin 1 data value = 0,1: Port 0 pin 1 data value = 1"
|
|
bitfld.long 0x0 0. "PP0,Port 0 Pin 0 Data Value" "0: Port 0 pin 0 data value = 0,1: Port 0 pin 0 data value = 1"
|
|
line.long 0x4 "P0_DIR,Port 0 Direction Register"
|
|
bitfld.long 0x4 21. "PP5_INEN,Port 0 Pin 5 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
bitfld.long 0x4 20. "PP4_INEN,Port 0 Pin 4 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
newline
|
|
bitfld.long 0x4 19. "PP3_INEN,Port 0 Pin 3 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
bitfld.long 0x4 18. "PP2_INEN,Port 0 Pin 2 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
newline
|
|
bitfld.long 0x4 17. "PP1_INEN,Port 0 Pin 1 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
bitfld.long 0x4 16. "PP0_INEN,Port 0 Pin 0 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
newline
|
|
bitfld.long 0x4 5. "PP5,Port 0 Pin 5 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
bitfld.long 0x4 4. "PP4,Port 0 Pin 4 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
newline
|
|
bitfld.long 0x4 3. "PP3,Port 0 Pin 3 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
bitfld.long 0x4 2. "PP2,Port 0 Pin 2 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
newline
|
|
bitfld.long 0x4 1. "PP1,Port 0 Pin 1 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
bitfld.long 0x4 0. "PP0,Port 0 Pin 0 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
line.long 0x8 "P0_OD,Port 0 Open Drain Control Register"
|
|
bitfld.long 0x8 5. "PP5,Port 0 Pin 5 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
bitfld.long 0x8 4. "PP4,Port 0 Pin 4 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
newline
|
|
bitfld.long 0x8 3. "PP3,Port 0 Pin 3 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
bitfld.long 0x8 2. "PP2,Port 0 Pin 2 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
newline
|
|
bitfld.long 0x8 1. "PP1,Port 0 Pin 1 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
bitfld.long 0x8 0. "PP0,Port 0 Pin 0 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "P0_PUDEN,Port 0 Pull-Up/Pull-Down Enable Register"
|
|
bitfld.long 0x0 5. "PP5,Pull-Up/Pull-Down Enable at Port 0 Bit 5" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 4. "PP4,Pull-Up/Pull-Down Enable at Port 0 Bit 4" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "PP3,Pull-Up/Pull-Down Enable at Port 0 Bit 3" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 2. "PP2,Pull-Up/Pull-Down Enable at Port 0 Bit 2" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,Pull-Up/Pull-Down Enable at Port 0 Bit 1" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 0. "PP0,Pull-Up/Pull-Down Enable at Port 0 Bit 0" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "P0_PUDSEL,Port 0 Pull-Up/Pull-Down Select Register"
|
|
bitfld.long 0x0 5. "PP5,Pull-Up/Pull-Down Select Port 0 Bit 5" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 4. "PP4,Pull-Up/Pull-Down Select Port 0 Bit 4" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
newline
|
|
bitfld.long 0x0 3. "PP3,Pull-Up/Pull-Down Select Port 0 Bit 3" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 2. "PP2,Pull-Up/Pull-Down Select Port 0 Bit 2" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,Pull-Up/Pull-Down Select Port 0 Bit 1" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 0. "PP0,Pull-Up/Pull-Down Select Port 0 Bit 0" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
group.long 0x34++0x7
|
|
line.long 0x0 "P1_ALTSEL0,Port 1 Alternate Select Register 0"
|
|
bitfld.long 0x0 4. "PP4,See" "0,1"
|
|
bitfld.long 0x0 2. "PP2,See" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,See" "0,1"
|
|
bitfld.long 0x0 0. "PP0,See" "0,1"
|
|
line.long 0x4 "P1_ALTSEL1,Port 1 Alternate Select Register 1"
|
|
bitfld.long 0x4 4. "PP4,See" "0,1"
|
|
bitfld.long 0x4 2. "PP2,See" "0,1"
|
|
newline
|
|
bitfld.long 0x4 1. "PP1,See" "0,1"
|
|
bitfld.long 0x4 0. "PP0,See" "0,1"
|
|
group.long 0x20++0xB
|
|
line.long 0x0 "P1_DATA,Port 1 Data Register"
|
|
rbitfld.long 0x0 20. "PP4_STS,Port 1 Pin 4 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 4 data value = 0,1: Port 0 pin 4 data value = 1"
|
|
rbitfld.long 0x0 18. "PP2_STS,Port 1 Pin 2 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 2 data value = 0,1: Port 0 pin 2 data value = 1"
|
|
newline
|
|
rbitfld.long 0x0 17. "PP1_STS,Port 1 Pin 1 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 1 data value = 0,1: Port 0 pin 1 data value = 1"
|
|
rbitfld.long 0x0 16. "PP0_STS,Port 1 Pin 0 Data Value (read back of Port Data when IO is configured as output)" "0: Port 0 pin 0 data value = 0,1: Port 0 pin 0 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 4. "PP4,Port 1 Pin 4 Data Value" "0: Port 0 pin 4 data value = 0,1: Port 0 pin 4 data value = 1"
|
|
bitfld.long 0x0 2. "PP2,Port 1 Pin 2 Data Value" "0: Port 0 pin 2 data value = 0,1: Port 0 pin 2 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,Port 1 Pin 1 Data Value" "0: Port 0 pin 1 data value = 0,1: Port 0 pin 1 data value = 1"
|
|
bitfld.long 0x0 0. "PP0,Port 1 Pin 0 Data Value" "0: Port 0 pin 0 data value = 0,1: Port 0 pin 0 data value = 1"
|
|
line.long 0x4 "P1_DIR,Port 1 Direction Register"
|
|
bitfld.long 0x4 20. "PP4_INEN,Port 1 Pin 4 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
bitfld.long 0x4 18. "PP2_INEN,Port 1 Pin 2 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
newline
|
|
bitfld.long 0x4 17. "PP1_INEN,Port 1 Pin 1 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
bitfld.long 0x4 16. "PP0_INEN,Port 1 Pin 0 Input Schmitt Trigger enable (only valid if IO is configured as output)" "0: Schmitt Trigger is disabled,1: Schmitt Trigger is enabled"
|
|
newline
|
|
bitfld.long 0x4 4. "PP4,Port 1 Pin 4 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
bitfld.long 0x4 2. "PP2,Port 1 Pin 2 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
newline
|
|
bitfld.long 0x4 1. "PP1,Port 1 Pin 1 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
bitfld.long 0x4 0. "PP0,Port 1 Pin 0 Direction Control" "0: Direction is set to input,1: Direction is set to output"
|
|
line.long 0x8 "P1_OD,Port 1 Open Drain Control Register"
|
|
bitfld.long 0x8 4. "PP4,Port 1 Pin 4 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
bitfld.long 0x8 2. "PP2,Port 1 Pin 2 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
newline
|
|
bitfld.long 0x8 1. "PP1,Port 1 Pin 1 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
bitfld.long 0x8 0. "PP0,Port 1 Pin 0 Open Drain Mode" "0: Output is actively driven for 0 and 1 state,1: Output is actively driven only for 0 state"
|
|
group.long 0x30++0x3
|
|
line.long 0x0 "P1_PUDEN,Port 1 Pull-Up/Pull-Down Enable Register"
|
|
bitfld.long 0x0 4. "PP4,Pull-Up/Pull-Down Enable at Port 1 Bit 4" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 2. "PP2,Pull-Up/Pull-Down Enable at Port 1 Bit 2" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,Pull-Up/Pull-Down Enable at Port 1 Bit 1" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 0. "PP0,Pull-Up/Pull-Down Enable at Port 1 Bit 0" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
group.long 0x2C++0x3
|
|
line.long 0x0 "P1_PUDSEL,Port 1 Pull-Up/Pull-Down Select Register"
|
|
bitfld.long 0x0 4. "PP4,Pull-Up/Pull-Down Select Port 1 Bit 4" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 2. "PP2,Pull-Up/Pull-Down Select Port 1 Bit 2" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
newline
|
|
bitfld.long 0x0 1. "PP1,Pull-Up/Pull-Down Select Port 1 Bit 1" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 0. "PP0,Pull-Up/Pull-Down Select Port 1 Bit 0" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
group.long 0x40++0x7
|
|
line.long 0x0 "P2_DATA,Port 2 Data Register"
|
|
bitfld.long 0x0 7. "PP7,Port 2 Pin 7 Data Value" "0: Port 2 pin 7 data value = 0,1: Port 2 pin 7 data value = 1"
|
|
bitfld.long 0x0 3. "PP3,Port 2 Pin 3 Data Value" "0: Port 2 pin 3 data value = 0,1: Port 2 pin 3 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 2. "PP2,Port 2 Pin 2 Data Value" "0: Port 2 pin 2 data value = 0,1: Port 2 pin 2 data value = 1"
|
|
bitfld.long 0x0 1. "PP1,Port 2 Pin 1 Data Value" "0: Port 2 pin 1 data value = 0,1: Port 2 pin 1 data value = 1"
|
|
newline
|
|
bitfld.long 0x0 0. "PP0,Port 2 Pin 0 Data Value" "0: Port 2 pin 0 data value = 0,1: Port 2 pin 0 data value = 1"
|
|
line.long 0x4 "P2_DIR,Port 2 Direction Register"
|
|
bitfld.long 0x4 7. "PP7,Port 2 Pin 7 Driver Control" "0: Input driver is enabled,1: Input driver is disabled"
|
|
bitfld.long 0x4 3. "PP3,Port 2 Pin 3 Driver Control" "0: Input driver is enabled,1: Input driver is disabled"
|
|
newline
|
|
bitfld.long 0x4 2. "PP2,Port 2 Pin 2 Driver Control" "0: Input driver is enabled,1: Input driver is disabled"
|
|
bitfld.long 0x4 1. "PP1,Port 2 Pin 1 Driver Control" "0: Input driver is enabled,1: Input driver is disabled"
|
|
newline
|
|
bitfld.long 0x4 0. "PP0,Port 2 Pin 0 Driver Control" "0: Input driver is enabled,1: Input driver is disabled"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "P2_PUDEN,Port 2 Pull-Up/Pull-Down Enable Register"
|
|
bitfld.long 0x0 7. "PP7,Pull-Up/Pull-Down Enable at Port 2 Bit 7" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 3. "PP3,Pull-Up/Pull-Down Enable at Port 2 Bit 3" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "PP2,Pull-Up/Pull-Down Enable at Port 2 Bit 2" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
bitfld.long 0x0 1. "PP1,Pull-Up/Pull-Down Enable at Port 2 Bit 1" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "PP0,Pull-Up/Pull-Down Enable at Port 2 Bit 0" "0: Pull-up or Pull-down device is disabled,1: Pull-up or Pull-down device is enabled"
|
|
group.long 0x4C++0x3
|
|
line.long 0x0 "P2_PUDSEL,Port 2 Pull-Up/Pull-Down Select Register"
|
|
bitfld.long 0x0 7. "PP7,Pull-Up/Pull-Down Select Port 2 Bit 7" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 3. "PP3,Pull-Up/Pull-Down Select Port 2 Bit 3" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
newline
|
|
bitfld.long 0x0 2. "PP2,Pull-Up/Pull-Down Select Port 2 Bit 2" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
bitfld.long 0x0 1. "PP1,Pull-Up/Pull-Down Select Port 2 Bit 1" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
newline
|
|
bitfld.long 0x0 0. "PP0,Pull-Up/Pull-Down Select Port 2 Bit 0" "0: Pull-down device is selected,1: Pull-up device is selected"
|
|
tree.end
|
|
tree "SCU (System Control Unit)"
|
|
base ad:0x0
|
|
tree "SCU_DM (Digital Modules)"
|
|
base ad:0x50005000
|
|
group.long 0x6C++0x3
|
|
line.long 0x0 "ADC1_CLK,ADC1 Peripheral Clock Register"
|
|
bitfld.long 0x0 8.--9. "DPP1_CLK_DIV,ADC1 Post processing clock divider" "0: Divide by 2,?,2: Divide by 3,3: Divide by 4"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "ADC1_CLK_DIV,ADC1 Clock divider"
|
|
group.long 0x58++0x3
|
|
line.long 0x0 "APCLK,Analog Peripheral Clock Register"
|
|
bitfld.long 0x0 29. "CPCLK_DIV,Charge Pump Clock Divider" "0: divide by 2,1: divide by 1"
|
|
newline
|
|
bitfld.long 0x0 28. "CPCLK_SEL,Charge Pump Clock Selection" "0: LP_CLK is selected,1: fsys is selected"
|
|
newline
|
|
bitfld.long 0x0 25. "BGCLK_DIV,Bandgap Clock Divider" "0: divide by 2,1: divide by 1"
|
|
newline
|
|
bitfld.long 0x0 24. "BGCLK_SEL,Bandgap Clock Selection" "0: LP_CLK is selected,1: fsys is selected"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--12. 1. "APCLK2FAC,Slow Down Clock Divider for TFILT_CLK Generation"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "APCLK1FAC,Analog Module Clock Factor" "0: Divide by 2,?,2: Divide by 3,3: Divide by 4"
|
|
group.long 0x54++0x3
|
|
line.long 0x0 "APCLK_CTRL,Analog Peripheral Clock Control Register"
|
|
bitfld.long 0x0 8. "CLKWDT_IE,Clock Watchdog Interrupt Enable" "0: Interrupt disabled,1: Interrupt enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "APCLK_SET,Set and Overtake Flag for Clock Settings" "0: Clock Settings are ignored (previous values are..,1: Clock Settings are overtaken"
|
|
wgroup.long 0x64++0x3
|
|
line.long 0x0 "APCLK_SCLR,Analog Peripheral Clock Status Clear Register"
|
|
bitfld.long 0x0 16. "APCLK3SCLR,Analog Peripherals Clock 3 Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "APCLK2SCLR,Analog Peripherals Clock Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "APCLK1SCLR,Analog Peripherals Clock Status Clear" "0,1"
|
|
rgroup.long 0x5C++0x3
|
|
line.long 0x0 "APCLK_STS,Analog Peripheral Clock Status Register"
|
|
bitfld.long 0x0 20. "BRDRV_CLK_ERR_STS,BRDRV CLK Error Status" "0: no Error writing was not blocked,1: Error writing was blocked"
|
|
newline
|
|
bitfld.long 0x0 16. "APCLK3STS,Loss of Clock Status" "0: No loss of clock,1: Loss of clock occurred"
|
|
newline
|
|
bitfld.long 0x0 8.--9. "APCLK2STS,Analog Peripherals Clock Status" "0: The TFILT_CLK clock exceeds the higher limit,?,2: The TFILT_CLK clock exceeds the lower limit,3: The TFILT_CLK clock is not inside the specified.."
|
|
newline
|
|
bitfld.long 0x0 4. "APCLK_ERR_STS,APCLK Error Status" "0: no Error writing was not blocked,1: Error writing was blocked"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "APCLK1STS,Analog Peripherals Clock Status" "0: The MI_CLK clock exceeds the higher limit,?,2: The MI_CLK clock exceeds the lower limit,3: The MI_CLK clock is not inside the specified.."
|
|
group.long 0x88++0x3
|
|
line.long 0x0 "BCON1,Baud Rate Control Register 1"
|
|
bitfld.long 0x0 1.--3. "BR1_PRE,Prescaler Bit" "0: fDIV = fPCLK/8,?,?,?,4: fDIV = fPCLK/16,5: fDIV = fPCLK/32,?,?"
|
|
newline
|
|
bitfld.long 0x0 0. "BR1_R,Baud Rate Generator Run Control Bit" "0: Baud-rate generator disabled.,1: Baud-rate generator enabled."
|
|
group.long 0x98++0x3
|
|
line.long 0x0 "BCON2,Baud Rate Control Register 2"
|
|
bitfld.long 0x0 1.--3. "BR2_PRE,Prescaler Bit" "0: fDIV = fPCLK/8,?,?,?,4: fDIV = fPCLK/16,5: fDIV = fPCLK/32,?,?"
|
|
newline
|
|
bitfld.long 0x0 0. "BR2_R,Baud Rate Generator Run Control Bit" "0: Baud-rate generator disabled.,1: Baud-rate generator enabled."
|
|
group.long 0x90++0x3
|
|
line.long 0x0 "BG1,Baud Rate Timer/Reload Register"
|
|
hexmask.long.word 0x0 16.--26. 1. "BG1_TIM_VALUE,Baud Rate Timer Value"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "BG1_BR_VALUE,Baud Rate Reload Value"
|
|
group.long 0xA0++0x3
|
|
line.long 0x0 "BG2,Baud Rate Timer/Reload Register"
|
|
hexmask.long.word 0x0 16.--26. 1. "BG2_TIM_VALUE,Baud Rate Timer Value"
|
|
newline
|
|
hexmask.long.word 0x0 0.--10. 1. "BG2_BR_VALUE,Baud Rate Reload Value"
|
|
group.long 0x8C++0x3
|
|
line.long 0x0 "BGL1,Baud Rate Timer/Reload Register. Low Byte 1"
|
|
hexmask.long.byte 0x0 0.--4. 1. "BG1_FD_SEL,Fractional Divider Selection"
|
|
group.long 0x9C++0x3
|
|
line.long 0x0 "BGL2,Baud Rate Timer/Reload Register. Low Byte 2"
|
|
hexmask.long.byte 0x0 0.--4. 1. "BG2_FD_SEL,Fractional Divider Selection"
|
|
group.long 0x150++0x3
|
|
line.long 0x0 "BRDRV_CLK,ADC1 Peripheral Clock Register"
|
|
hexmask.long.byte 0x0 8.--12. 1. "BRDRV_TFILT_DIV,Slow Down Clock Divider for TFILT_CLK Generation"
|
|
newline
|
|
bitfld.long 0x0 0.--1. "BRDRV_CLK_DIV,Analog Module Clock Factorf" "0: Divide by 2,?,2: Divide by 3,3: Divide by 4"
|
|
group.long 0x4C++0x3
|
|
line.long 0x0 "CMCON2,Clock Control Register 2"
|
|
bitfld.long 0x0 0. "PBA0CLKREL,PBA0 Clock Divider" "0: divide by 1,1: divide by 2"
|
|
group.long 0xB4++0x3
|
|
line.long 0x0 "COCON,Clock Output Control Register"
|
|
bitfld.long 0x0 7. "EN,CLKOUT Enable" "0: No external clock signal is provided,1: The configured external clock signal is provided"
|
|
newline
|
|
bitfld.long 0x0 6. "COUTS1,Clock Out Source Select Bit 1" "0: fCCLK is selected.,1: The source set in COUTS0 is selected."
|
|
newline
|
|
bitfld.long 0x0 5. "TLEN,Toggle Latch Enable" "0: Toggle Latch is disabled. Clock output frequency..,1: Toggle Latch is enabled. Clock output frequency.."
|
|
newline
|
|
bitfld.long 0x0 4. "COUTS0,Clock Out Source Select Bit 0" "0: Do not use this setting.,1: Clock output frequency is chosen by the bit.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "COREL,Clock Output Divider"
|
|
group.long 0xD4++0x3
|
|
line.long 0x0 "EDCCON,Error Detection and Correction Control Register"
|
|
bitfld.long 0x0 2. "NVMIE,NVM Double Bit ECC Error Interrupt Enable" "0: No NMI is generated when a double bit ECC error..,1: An NMI is generated when a double bit ECC error.."
|
|
newline
|
|
bitfld.long 0x0 0. "RIE,RAM Double Bit ECC Error Interrupt Enable" "0: No NMI is generated when a double bit ECC error..,1: An NMI is generated when a double bit ECC error.."
|
|
wgroup.long 0x10C++0x3
|
|
line.long 0x0 "EDCSCLR,Error Detection and Correction Status Clear Register"
|
|
bitfld.long 0x0 4. "RSBEC,RAM Single Bit Error Clear" "0: A single bit error on RAM is not cleared.,1: A single bit error on RAM is cleared."
|
|
newline
|
|
bitfld.long 0x0 2. "NVMDBEC,NVM Double Bit Error Clear" "0: A double bit error on NVM is not cleared.,1: A double bit error on NVM is cleared."
|
|
newline
|
|
bitfld.long 0x0 0. "RDBEC,RAM Double Bit Error Clear" "0: A double bit error on RAM is not cleared.,1: A double bit error on RAM is cleared."
|
|
rgroup.long 0xD8++0x3
|
|
line.long 0x0 "EDCSTAT,Error Detection and Correction Status Register"
|
|
bitfld.long 0x0 4. "RSBE,RAM Single Bit Error" "0: No single bit error on RAM has occurred.,1: A single bit error on RAM has occurred."
|
|
newline
|
|
bitfld.long 0x0 2. "NVMDBE,NVM Double Bit Error" "0: No double bit error on NVM has occurred.,1: A double bit error on NVM has occurred."
|
|
newline
|
|
bitfld.long 0x0 0. "RDBE,RAM Double Bit Error" "0: No double bit error on RAM has occurred.,1: A double bit error on RAM has occurred."
|
|
group.long 0x28++0x7
|
|
line.long 0x0 "EXICON0,External Interrupt Control Register 0"
|
|
bitfld.long 0x0 4.--5. "EXINT2,External Interrupt 2 Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
newline
|
|
bitfld.long 0x0 2.--3. "EXINT1,External Interrupt 1 Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
newline
|
|
bitfld.long 0x0 0.--1. "EXINT0,External Interrupt 0 Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
line.long 0x4 "EXICON1,External Interrupt Control Register 1"
|
|
bitfld.long 0x4 6.--7. "MON4,MON4 Input Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
newline
|
|
bitfld.long 0x4 4.--5. "MON3,MON3 Input Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
newline
|
|
bitfld.long 0x4 2.--3. "MON2,MON2 Input Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
newline
|
|
bitfld.long 0x4 0.--1. "MON1,MON1 Input Trigger Select" "0: Interrupt on rising edge.,?,2: Interrupt on falling edge.,3: Interrupt on both rising and falling edge."
|
|
wgroup.long 0x180++0x3
|
|
line.long 0x0 "GPT12ICLR,Timer and Counter Control/Status Clear Register"
|
|
bitfld.long 0x0 5. "GPT12CRC,GPT Module 1 Capture Reload Interrupt Status" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "GPT2T6C,GPT Module 2Timer6 Interrupt Status" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 3. "GPT2T5C,GPT Module 2 Timer5 Interrupt Status" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 2. "GPT1T4C,GPT Module 1 Timer4 Interrupt Status" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "GPT1T3C,GPT Module 1 Timer3 Interrupt Status" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "GPT1T2C,GPT Module 1 Timer 2 Interrupt Status" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
group.long 0x15C++0x3
|
|
line.long 0x0 "GPT12IEN,General Purpose Timer 12 Interrupt Enable Register"
|
|
bitfld.long 0x0 5. "CRIE,General Purpose Timer 12 Capture and Reload Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 4. "T6IE,General Purpose Timer 12 T6 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "T5IE,General Purpose Timer 12 T5 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "T4IE,General Purpose Timer 12 T4 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "T3IE,General Purpose Timer 12 T3 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "T2IE,General Purpose Timer 12 T2 Interrupt Enable" "0: disabled,1: enabled"
|
|
rgroup.long 0x160++0x3
|
|
line.long 0x0 "GPT12IRC,Timer and Counter Control/Status Register"
|
|
bitfld.long 0x0 5. "GPT12CR,GPT Module 1 Capture Reload Interrupt Status" "0: No Capture Reload Interrupt has occurred.,1: Capture Reload Interrupt has occurred."
|
|
newline
|
|
bitfld.long 0x0 4. "GPT2T6,GPT Module 2Timer6 Interrupt Status" "0: No Timer 6 Interrupt has occurred.,1: Timer 6 Interrupt has occurred."
|
|
newline
|
|
bitfld.long 0x0 3. "GPT2T5,GPT Module 2 Timer5 Interrupt Status" "0: No Timer 5 Interrupt has occurred.,1: Timer 5 Interrupt has occurred."
|
|
newline
|
|
bitfld.long 0x0 2. "GPT1T4,GPT Module 1 Timer4 Interrupt Status" "0: No Timer 4 Interrupt has occurred.,1: Timer 4 Interrupt has occurred."
|
|
newline
|
|
bitfld.long 0x0 1. "GPT1T3,GPT Module 1 Timer3 Interrupt Status" "0: No Timer 3 Interrupt has occurred.,1: Timer 3 Interrupt has occurred."
|
|
newline
|
|
bitfld.long 0x0 0. "GPT1T2,GPT Module 1 Timer 2 Interrupt Status" "0: No Timer 2 Interrupt has occurred.,1: Timer 2 Interrupt has occurred."
|
|
group.long 0xD0++0x3
|
|
line.long 0x0 "GPT12PISEL,GPT12 Peripheral Input Select Register"
|
|
bitfld.long 0x0 5. "GPT12_SEL,CCU6 Trigger Configuration." "0: CCU6_INT is triggered by Timer21,1: CCU6_INT is triggered by GPT12PISEL.GPT12"
|
|
newline
|
|
bitfld.long 0x0 4. "TRIG_CONF,CCU6 Trigger Configuration." "0: Trigger is just for one measurement (default),1: Trigger is present until next input edge.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--3. 1. "GPT12,GPT12 TIN3B / TIN4D Input Select"
|
|
rgroup.long 0xA8++0x3
|
|
line.long 0x0 "ID,Identity Register"
|
|
hexmask.long.byte 0x0 3.--7. 1. "PRODID,Product ID"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "VERID,Version ID" "0,1,2,3,4,5,6,7"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "IEN0,Interrupt Enable Register 0"
|
|
bitfld.long 0x0 31. "EA,Global Interrupt Mask" "0: All pending interrupt requests (except NMI) are..,1: Pending interrupt requests are not blocked from.."
|
|
rgroup.long 0x4++0x3
|
|
line.long 0x0 "IRCON0,Interrupt Request Register 0"
|
|
bitfld.long 0x0 5. "EXINT2F,Interrupt Flag for External Interrupt 2x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 4. "EXINT2R,Interrupt Flag for External Interrupt 2x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 3. "EXINT1F,Interrupt Flag for External Interrupt 1x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 2. "EXINT1R,Interrupt Flag for External Interrupt 1x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 1. "EXINT0F,Interrupt Flag for External Interrupt 0x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 0. "EXINT0R,Interrupt Flag for External Interrupt 0x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
wgroup.long 0x178++0x3
|
|
line.long 0x0 "IRCON0CLR,Interrupt Request 0 Clear Register"
|
|
bitfld.long 0x0 5. "EXINT2FC,Interrupt Flag for External Interrupt 2x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "EXINT2RC,Interrupt Flag for External Interrupt 2x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 3. "EXINT1FC,Interrupt Flag for External Interrupt 1x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 2. "EXINT1RC,Interrupt Flag for External Interrupt 1x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "EXINT0FC,Interrupt Flag for External Interrupt 0x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "EXINT0RC,Interrupt Flag for External Interrupt 0x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
rgroup.long 0x8++0x3
|
|
line.long 0x0 "IRCON1,Interrupt Request Register 1"
|
|
bitfld.long 0x0 7. "MON4F,Interrupt Flag for MON4x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 6. "MON4R,Interrupt Flag for MON4x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 5. "MON3F,Interrupt Flag for MON3x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 4. "MON3R,Interrupt Flag for MON3x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 3. "MON2F,Interrupt Flag for MON2x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 2. "MON2R,Interrupt Flag for MON2x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 1. "MON1F,Interrupt Flag for MON1x on falling edge" "0: Interrupt on falling edge event has not occurred.,1: Interrupt on falling edge event has occurred."
|
|
newline
|
|
bitfld.long 0x0 0. "MON1R,Interrupt Flag for MON1x on rising edge" "0: Interrupt on rising edge event has not occurred.,1: Interrupt on rising edge event has occurred."
|
|
wgroup.long 0x17C++0x3
|
|
line.long 0x0 "IRCON1CLR,Interrupt Request 1 Clear Register"
|
|
bitfld.long 0x0 7. "MON4FC,Interrupt Flag for MON4x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 6. "MON4RC,Interrupt Flag for MON4x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 5. "MON3FC,Interrupt Flag for MON3x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "MON3RC,Interrupt Flag for MON3x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 3. "MON2FC,Interrupt Flag for MON2x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 2. "MON2RC,Interrupt Flag for MON2x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "MON1FC,Interrupt Flag for MON1x on falling edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "MON1RC,Interrupt Flag for MON1x on rising edge" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
rgroup.long 0xC++0x3
|
|
line.long 0x0 "IRCON2,Interrupt Request Register 2"
|
|
bitfld.long 0x0 2. "RIR1,Receive Interrupt Flag for SSC1" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "TIR1,Transmit Interrupt Flag for SSC1" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "EIR1,Error Interrupt Flag for SSC1" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
wgroup.long 0x190++0x3
|
|
line.long 0x0 "IRCON2CLR,Interrupt Request 2 Clear Register"
|
|
bitfld.long 0x0 2. "RIR1C,Receive Interrupt Flag for SSC1" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "TIR1C,Transmit Interrupt Flag for SSC1" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "EIR1C,Error Interrupt Flag for SSC1" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
rgroup.long 0x10++0x3
|
|
line.long 0x0 "IRCON3,Interrupt Request Register 3"
|
|
bitfld.long 0x0 2. "RIR2,Receive Interrupt Flag for SSC2" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "TIR2,Transmit Interrupt Flag for SSC2" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "EIR2,Error Interrupt Flag for SSC2" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
wgroup.long 0x194++0x3
|
|
line.long 0x0 "IRCON3CLR,Interrupt Request 3 Clear Register"
|
|
bitfld.long 0x0 2. "RIR2C,Receive Interrupt Flag for SSC2" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 1. "TIR2C,Transmit Interrupt Flag for SSC2" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "EIR2C,Error Interrupt Flag for SSC2" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
rgroup.long 0x14++0x3
|
|
line.long 0x0 "IRCON4,Interrupt Request Register 4"
|
|
bitfld.long 0x0 20. "CCU6SR3,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 16. "CCU6SR2,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "CCU6SR1,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "CCU6SR0,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
wgroup.long 0x198++0x3
|
|
line.long 0x0 "IRCON4CLR,Interrupt Request 4 Clear Register"
|
|
bitfld.long 0x0 20. "CCU6SR3C,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 16. "CCU6SR2C,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "CCU6SR1C,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "CCU6SR0C,Interrupt Flag 1 for CCU6" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
rgroup.long 0xF0++0x3
|
|
line.long 0x0 "IRCON5,Interrupt Request Register 5"
|
|
bitfld.long 0x0 0. "WAKEUP,Interrupt Flag for Wakeup" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
wgroup.long 0x19C++0x3
|
|
line.long 0x0 "IRCON5CLR,Interrupt Request 5 Clear Register"
|
|
bitfld.long 0x0 0. "WAKEUPC,Clear Flag for Wakeup Interrupt" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
wgroup.long 0xA4++0x3
|
|
line.long 0x0 "LINSCLR,LIN Status Clear Register"
|
|
bitfld.long 0x0 5. "ERRSYNC,SYN Byte Error Interrupt Flag" "0: Error in SYN Byte not cleared.,1: Error in SYN Byte cleared."
|
|
newline
|
|
bitfld.long 0x0 4. "EOFSYNC,End of SYN Byte Interrupt Flag Clear" "0: End of SYN Byte is not cleared.,1: End of SYN Byte is cleared."
|
|
newline
|
|
bitfld.long 0x0 3. "BRKC,Break Field Flag Clear" "0: Break Field is not cleared.,1: Break Field is cleared."
|
|
group.long 0x94++0x3
|
|
line.long 0x0 "LINST,LIN Status Register"
|
|
bitfld.long 0x0 6. "SYNEN,End of SYN Byte and SYN Byte Error Interrupts Enable" "0: End of SYN Byte and SYN Byte Error Interrupts..,1: End of SYN Byte and SYN Byte Error Interrupts.."
|
|
newline
|
|
rbitfld.long 0x0 5. "ERRSYN,SYN Byte Error Interrupt Flag" "0: Error is not detected in SYN Byte.,1: Error is detected in SYN Byte."
|
|
newline
|
|
rbitfld.long 0x0 4. "EOFSYN,End of SYN Byte Interrupt Flag" "0: End of SYN Byte is not detected.,1: End of SYN Byte is detected."
|
|
newline
|
|
rbitfld.long 0x0 3. "BRK,Break Field Flag" "0: Break Field is not detected.,1: Break Field is detected."
|
|
newline
|
|
bitfld.long 0x0 1.--2. "BGSEL,Baud Rate Select for Detection" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 0. "BRDIS,Baud Rate Detection Disable" "0: Break/Synch detection is enabled.,1: Break/Synch detection is disabled."
|
|
rgroup.long 0xE4++0x3
|
|
line.long 0x0 "MEM_ACC_STS,Memory Access Status Register"
|
|
bitfld.long 0x0 4. "ROM_PROT_ERR,ROM Access Protection" "0: No Protection error,1: Protection error"
|
|
newline
|
|
bitfld.long 0x0 3. "NVM_SFR_ADDR_ERR,NVM SFR Address Protection" "0: No Protection error,1: Protection error"
|
|
newline
|
|
bitfld.long 0x0 2. "NVM_SFR_PROT_ERR,NVM SFR Access Protection" "0: No Protection error,1: Protection error"
|
|
newline
|
|
bitfld.long 0x0 1. "NVM_ADDR_ERR,NVM Address Protection" "0: No Protection error,1: Protection error"
|
|
newline
|
|
bitfld.long 0x0 0. "NVM_PROT_ERR,NVM Access Protection" "0: No Protection error,1: Protection error"
|
|
group.long 0xDC++0x3
|
|
line.long 0x0 "MEMSTAT,Memory Status Register"
|
|
bitfld.long 0x0 22. "RAM_TEST_MODE,RAM Data Mode" "0: RAM test at cold reset executed on the whole RAM,1: RAM test at cold reset executed only on 1st kb.."
|
|
newline
|
|
bitfld.long 0x0 20.--21. "RAM_VAL_KEYS,RAM valid keys" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 18. "NVM_DATA_MODE,NVM Data Mode" "0: 1 Non linearly mapped data sector,1: 2 linearly mapped data sectors."
|
|
newline
|
|
bitfld.long 0x0 16.--17. "NVM_VAL_KEYS,NVM valid keys" "0,1,2,3"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "SASTATUS,Service Algorithm Status" "0: SA execution is successful. More than one..,?,2: SA execution is not successful. Map error exists,3: NVM initialization failed SA called but no page.."
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "SECTORINFO,Sector Information"
|
|
group.long 0x30++0xF
|
|
line.long 0x0 "MODIEN1,Peripheral Interrupt Enable Register 1"
|
|
bitfld.long 0x0 10. "RIREN2,SSC 2 Receive Interrupt Enable" "0: Receive interrupt is disabled,1: Receive interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 9. "TIREN2,SSC 2 Transmit Interrupt Enable" "0: Transmit interrupt is disabled,1: Transmit interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 8. "EIREN2,SSC 2 Error Interrupt Enable" "0: Error interrupt is disabled,1: Error interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "RIREN1,SSC 1 Receive Interrupt Enable" "0: Receive interrupt is disabled,1: Receive interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "TIREN1,SSC 1 Transmit Interrupt Enable" "0: Transmit interrupt is disabled,1: Transmit interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "EIREN1,SSC 1 Error Interrupt Enable" "0: Error interrupt is disabled,1: Error interrupt is enabled"
|
|
line.long 0x4 "MODIEN2,Peripheral Interrupt Enable Register 2"
|
|
bitfld.long 0x4 7. "TIEN2,UART 2 Transmit Interrupt Enable" "0: Transmit interrupt is disabled,1: Transmit interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x4 6. "RIEN2,UART 2 Receive Interrupt Enable" "0: Receive interrupt is disabled,1: Receive interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x4 5. "EXINT2_EN,External Interrupt 2 Enable" "0: External interrupt is disabled,1: External interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x4 1. "TIEN1,UART 1 Transmit Interrupt Enable" "0: Transmit interrupt is disabled,1: Transmit interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x4 0. "RIEN1,UART 1 Receive Interrupt Enable" "0: Receive interrupt is disabled,1: Receive interrupt is enabled"
|
|
line.long 0x8 "MODIEN3,Peripheral Interrupt Enable Register 3"
|
|
bitfld.long 0x8 0. "IE0,External Interrupt Enable" "0: disabled,1: enabled"
|
|
line.long 0xC "MODIEN4,Peripheral Interrupt Enable Register 4"
|
|
bitfld.long 0xC 0. "IE1,External Interrupt Enable" "0: disabled,1: enabled"
|
|
group.long 0xB8++0xF
|
|
line.long 0x0 "MODPISEL,Peripheral Input Select Register"
|
|
bitfld.long 0x0 18. "SSC12_S_MRST_OUTSEL,Output selection for SSC12_S_MRST" "0: SSC1_S_MRST,1: SSC2_S_MRST"
|
|
newline
|
|
bitfld.long 0x0 17. "SSC12_M_MTSR_OUTSEL,Output selection for SSC12_M_MTSR" "0: SSC1_M_MTSR,1: SSC2_M_MTSR"
|
|
newline
|
|
bitfld.long 0x0 16. "SSC12_M_SCK_OUTSEL,Output selection for SSC12_M_SCK" "0: SSC1_M_SCK,1: SSC2_M_SCK"
|
|
newline
|
|
bitfld.long 0x0 7. "U_TX_CONDIS,UART1 TxD Connection Disable" "0: UART1-TX-Output -LIN Transmitter TX Input..,1: UART1-TX-Output -LIN Transmitter TX Input.."
|
|
newline
|
|
bitfld.long 0x0 6. "URIOS1,UART1 Input/Output Select" "0: UART1 Receiver Input RXD1_0 (Connection to LIN..,1: UART1 Receiver Input RXD1_1 (Connection to LIN.."
|
|
newline
|
|
bitfld.long 0x0 4.--5. "EXINT2IS,External Interrupt 2 Input Select" "0: External Interrupt Input EXINT2_1 is selected.,?,2: External Interrupt Input EXINT2_2 is selected.,3: External Interrupt Input EXINT2_3 is selected."
|
|
newline
|
|
bitfld.long 0x0 2.--3. "EXINT1IS,External Interrupt 1 Input Select" "0: External Interrupt Input EXINT1_1 is selected.,?,2: External Interrupt Input EXINT1_2 is selected.,3: External Interrupt Input EXINT1_3 is selected."
|
|
newline
|
|
bitfld.long 0x0 0.--1. "EXINT0IS,External Interrupt 0 Input Select" "0: External Interrupt Input EXINT0_1 is selected.,?,2: External Interrupt Input EXINT0_2 is selected.,3: External Interrupt Input EXINT0_3 is selected."
|
|
line.long 0x4 "MODPISEL1,Peripheral Input Select Register 1"
|
|
bitfld.long 0x4 7. "T21EXCON,Timer 21 External Input Control" "0: Timer 21 Input T21EX is selected by bit field..,1: Timer 21 Input T21EX is connected to signal from.."
|
|
newline
|
|
bitfld.long 0x4 6. "T2EXCON,Timer 2 External Input Control" "0: Timer 2 Input T2EX is selected by bit field..,1: Timer 2 Input T2EX is connected to signal from.."
|
|
line.long 0x8 "MODPISEL2,Peripheral Input Select Register 2"
|
|
bitfld.long 0x8 10.--11. "T21EXISCNF,Timer 21 External Input Select Configuration" "0: MONx Input is selected.,?,2: Timer 21 Input T21EX_x is selected..,3: MONx Input is selected."
|
|
newline
|
|
bitfld.long 0x8 8.--9. "T2EXISCNF,Timer 2 External Input Select Configuration" "0: MONx Input is selected.,?,2: Timer 2 Input T2EX_x is selected.,3: MONx Input is selected."
|
|
newline
|
|
bitfld.long 0x8 6.--7. "T21EXIS,Timer 21 External Input Select" "0: Timer 21 Input T21EX_1 or MON2 is selected.,?,2: Timer 21 Input T21EX_2 or MON3 is selected.,3: Timer 21 Input T21EX_3 or MON4 is selected."
|
|
newline
|
|
bitfld.long 0x8 4.--5. "T2EXIS,Timer 2 External Input Select" "0: Timer 2 Input T2EX_1 or MON2 is selected.,?,2: Timer 2 Input T2EX_2 or MON3 is selected.,3: Timer 2 Input T2EX_3 or MON4 is selected."
|
|
newline
|
|
bitfld.long 0x8 2.--3. "T21IS,Timer 21 Input Select" "0: Timer 21 Input T21_1 is selected.,?,2: Timer 21 Input T21_2 is selected.,?"
|
|
newline
|
|
bitfld.long 0x8 0.--1. "T2IS,Timer 2 Input Select" "0: Timer 2 Input T2_1 is selected.,?,2: Timer 2 Input T2_2 is selected.,?"
|
|
line.long 0xC "MODPISEL3,Peripheral Input Select Register 3"
|
|
bitfld.long 0xC 6. "URIOS2,UART2 Input/Output Select" "0: UART2 Receiver Input RXD2_0 and Transmitter..,1: UART2 Receiver Input RXD2_1 and Transmitter.."
|
|
group.long 0xFC++0x3
|
|
line.long 0x0 "MODPISEL4,Peripheral Input Select Register 4"
|
|
bitfld.long 0x0 24.--26. "DU4TRIGGEN,Differential Unit Trigger Enable" "0: COUT60 is selected.,?,?,?,4: COUT61 is selected.,5: COUT62 is selected.,6: T3OUT is selected.,7: COUT63 is selected."
|
|
newline
|
|
bitfld.long 0x0 16.--18. "DU3TRIGGEN,Differential Unit Trigger Enable" "0: COUT60 is selected.,?,?,?,4: COUT61 is selected.,5: COUT62 is selected.,6: T3OUT is selected.,7: COUT63 is selected."
|
|
newline
|
|
bitfld.long 0x0 8.--10. "DU2TRIGGEN,Differential Unit Trigger Enable" "0: COUT60 is selected.,?,?,?,4: COUT61 is selected.,5: COUT62 is selected.,6: T3OUT is selected.,7: COUT63 is selected."
|
|
newline
|
|
bitfld.long 0x0 0.--2. "DU1TRIGGEN,Differential Unit Trigger Enable" "0: COUT60 is selected.,?,?,?,4: COUT61 is selected.,5: COUT62 is selected.,6: T3OUT is selected.,7: COUT63 is selected."
|
|
group.long 0xC8++0x3
|
|
line.long 0x0 "MODSUSP,Module Suspend Control Register"
|
|
bitfld.long 0x0 10. "ADC1_SUSP,ADC1 Unit Debug Suspend Bit" "0: ADC1 will not be suspended.,1: ADC1 will be suspended."
|
|
newline
|
|
bitfld.long 0x0 9. "MU_SUSP,Measurement Unit Debug Suspend Bit" "0: MU will not be suspended.,1: MU will be suspended."
|
|
newline
|
|
bitfld.long 0x0 7. "WDT1SUSP,Watchdog Timer 1 Debug Suspend Bit" "0: WDT1 will not be suspended.,1: WDT1 will be suspended."
|
|
newline
|
|
bitfld.long 0x0 6. "T21_SUSP,Timer21 Debug Suspend Bit" "0: Timer21 will not be suspended.,1: Timer21 will be suspended."
|
|
newline
|
|
bitfld.long 0x0 4. "GPT12_SUSP,GPT12 Debug Suspend Bit" "0: GPT12 will not be suspended.,1: GPT12 will be suspended."
|
|
newline
|
|
bitfld.long 0x0 3. "T2_SUSP,Timer2 Debug Suspend Bit" "0: Timer2 will not be suspended.,1: Timer2 will be suspended."
|
|
newline
|
|
bitfld.long 0x0 2. "T13SUSP,Timer 13 Debug Suspend Bit" "0: Timer 13 in Capture/Compare Unit will not be..,1: Timer 13 in Capture/Compare Unit will be.."
|
|
newline
|
|
bitfld.long 0x0 1. "T12SUSP,Timer 12 Debug Suspend Bit" "0: Timer 12 in Capture/Compare Unit will not be..,1: Timer 12 in Capture/Compare Unit will be.."
|
|
newline
|
|
bitfld.long 0x0 0. "WDTSUSP,SCU Watchdog Timer Debug Suspend Bit" "0: WDT will not be suspended.,1: WDT will be suspended."
|
|
group.long 0x18C++0x3
|
|
line.long 0x0 "MONIEN,Monitoring Input Interrupt Enable Register"
|
|
bitfld.long 0x0 3. "MON4IE,MON 4 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 2. "MON3IE,MON 3 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "MON2IE,MON 2 Interrupt Enable" "0: disabled,1: enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "MON1IE,MON 1 Interrupt Enable" "0: disabled,1: enabled"
|
|
group.long 0x24++0x3
|
|
line.long 0x0 "NMICON,NMI Control Register"
|
|
bitfld.long 0x0 8. "NMISTOF,Stack Overflow NMI Enable" "0: Stack overflow NMI is disabled.,1: Stack overflow NMI is enabled."
|
|
newline
|
|
bitfld.long 0x0 7. "NMISUP,Supply Prewarning NMI Enable" "0: Supply NMI is disabled.,1: Supply NMI is enabled."
|
|
newline
|
|
bitfld.long 0x0 6. "NMIECC,ECC Error NMI Enable" "0: ECC Error NMI is disabled.,1: ECC Error NMI is enabled."
|
|
newline
|
|
bitfld.long 0x0 5. "NMIMAP,NVM Map Error NMI Enable" "0: NVM Map Error NMI is disabled.,1: NVM Map Error NMI is enabled."
|
|
newline
|
|
bitfld.long 0x0 4. "NMIOWD,Oscillator Watchdog NMI Enable" "0: Oscillator watchdog NMI is disabled.,1: Oscillator watchdog NMI is enabled."
|
|
newline
|
|
bitfld.long 0x0 3. "NMIOT,NMI OT Enable" "0: NMI OT is disabled.,1: NMI OT is enabled."
|
|
newline
|
|
bitfld.long 0x0 0. "NMIWDT,Watchdog Timer NMI Enable" "0: WDT NMI is disabled.,1: WDT NMI is enabled."
|
|
rgroup.long 0x18++0x3
|
|
line.long 0x0 "NMISR,NMI Status Register"
|
|
bitfld.long 0x0 8. "FNMISTOF,Stack Overflow NMI Flag" "0: No supply prewarning NMI has occurred.,1: Supply prewarning has occurred."
|
|
newline
|
|
bitfld.long 0x0 7. "FNMISUP,Supply Prewarning NMI Flag" "0: No supply prewarning NMI has occurred.,1: Supply prewarning has occurred."
|
|
newline
|
|
bitfld.long 0x0 6. "FNMIECC,ECC Error NMI Flag" "0: No uncorrectable ECC error has occurred on NVM..,1: Uncorrectable ECC error has occurred on NVM RAM."
|
|
newline
|
|
bitfld.long 0x0 5. "FNMIMAP,NVM Map Error NMI Flag" "0: No NVM Map Error NMI has occurred.,1: NVM Map Error has occurred."
|
|
newline
|
|
bitfld.long 0x0 4. "FNMIOWD,Oscillator Watchdog NMI Flag" "0: No oscillator watchdog NMI has occurred.,1: Oscillator watchdog event has occurred."
|
|
newline
|
|
bitfld.long 0x0 3. "FNMIOT,Overtemperature NMI Flag" "0: No OT NMI has occurred.,1: OT NMI event has occurred."
|
|
newline
|
|
bitfld.long 0x0 0. "FNMIWDT,Watchdog Timer NMI Flag" "0: No watchdog NMI has occurred.,1: WDT prewarning has occurred."
|
|
wgroup.long 0x0++0x3
|
|
line.long 0x0 "NMISRCLR,NMI Status Clear Register"
|
|
bitfld.long 0x0 5. "FNMIMAPC,NVM Map Error NMI Flag" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 4. "FNMIOWDC,Oscillator Watchdog NMI Flag" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
newline
|
|
bitfld.long 0x0 0. "FNMIWDTC,Watchdog Timer NMI Flag" "0: Interrupt event is not cleared.,1: Interrupt event is cleared"
|
|
rgroup.long 0xE0++0x3
|
|
line.long 0x0 "NVM_PROT_STS,NVM Protection Status Register"
|
|
bitfld.long 0x0 26.--27. "DAT_LIN_SIZE,Data linear Region Size Definition" "0: data linear Size is 4K,?,2: data linear Size is 8K,3: data linear Size is 12K"
|
|
newline
|
|
bitfld.long 0x0 24.--25. "CUS_BSL_SIZE,CBSL Region Size Definition" "0: CBSL Size is 4K,?,2: CBSL Size is 8K,3: CBSL Size is 16K"
|
|
newline
|
|
bitfld.long 0x0 22. "DAT_NL_PW,Status of Non-Linear Region Password / Protection" "0: Non-Linear Region Password is not installed;..,1: Non-Linear Region Password is installed; Linear.."
|
|
newline
|
|
bitfld.long 0x0 21. "DAT_LIN_PW,Status of Data linear Region Password / Protection" "0: Non-Linear Region Password is not installed;..,1: Non-Linear Region Password is installed; Linear.."
|
|
newline
|
|
bitfld.long 0x0 20. "COD_LIN_PW,Status of Linear Region Password / Protection" "0: Linear Region Password is not installed; Linear..,1: Linear Region Password is installed; Linear.."
|
|
newline
|
|
bitfld.long 0x0 19. "CUS_BSL_PW,Status of CBSL Region Password / Protection" "0: CBSL Region Password is not installed; CBSL..,1: CBSL Region Password is installed; CBSL region.."
|
|
newline
|
|
bitfld.long 0x0 18. "DIS_RDUS_S0,Configuration of NVM Read Protection for Sector 0 with EN_RD_S0 = 0" "0: only active when nvm_read_S0_unsafe_i = 1 and..,1: independent from nvm_read_S0_unsafe_i; Also.."
|
|
newline
|
|
bitfld.long 0x0 17. "DIS_RDUS,Configuration of NVM Read Protection for Sector 1...n with EN_RD_* = 0" "0: only active when nvm_read_unsafe_i = 1 and not..,1: independent from nvm_read_unsafe_i; Also write.."
|
|
newline
|
|
bitfld.long 0x0 16. "EN_RD_S0,NVM Read Protection for Sector 0" "0: The data in sector 0 can not be read over..,1: The data in sector 0 can be read over AHB-Lite.."
|
|
newline
|
|
bitfld.long 0x0 7. "EN_PRG_DAT_NL,NVM Protection of Data in Non-Linear Data Sectors" "0: The data in sectors of the non-linearly mapped..,1: The data in sectors of the non-linearly mapped.."
|
|
newline
|
|
bitfld.long 0x0 6. "EN_RD_DAT_NL,NVM Read Protection of Data in Non-Linear Data Sectors" "0: The data in sectors of the non-linearly mapped..,1: The data in sectors of the non-linearly mapped.."
|
|
newline
|
|
bitfld.long 0x0 5. "EN_PRG_DAT_LIN,NVM Protection of Data in Linear Data Sectors" "0: The data in sectors of the linearly mapped area..,1: The data in sectors of the linearly mapped area.."
|
|
newline
|
|
bitfld.long 0x0 4. "EN_RD_DAT_LIN,NVM Read Protection of Data in Linear Data Sectors" "0: The data in sectors of the linearly mapped area..,1: The data in sectors of the linearly mapped area.."
|
|
newline
|
|
bitfld.long 0x0 3. "EN_PRG_COD_LIN,NVM Protection of Data in Linear Code Sectors" "0: The data in sectors of the linearly mapped area..,1: The data in sectors of the linearly mapped area.."
|
|
newline
|
|
bitfld.long 0x0 2. "EN_RD_COD_LIN,NVM Read Protection of Data in Linear Code Sectors" "0: The data in sectors of the linearly mapped area..,1: The data in sectors of the linearly mapped area.."
|
|
newline
|
|
bitfld.long 0x0 1. "EN_PRG_CUS_BSL,NVM Protection of Data in Customer BSL Region" "0: The data in region defined by NVMBSL can not be..,1: The data in region defined by NVMBSL can be.."
|
|
newline
|
|
bitfld.long 0x0 0. "EN_RD_CUS_BSL,NVM Read Protection of Data in Customer BSL Region" "0: The data in region defined by NVMBSL can not be..,1: The data in region defined by NVMBSL sectors of.."
|
|
group.long 0xE8++0x3
|
|
line.long 0x0 "P0_POCON0,Port Output Control Register"
|
|
bitfld.long 0x0 24.--26. "P0_PDM6,P0.6 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 20.--22. "P0_PDM5,P0.5 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 16.--18. "P0_PDM4,P0.4 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 12.--14. "P0_PDM3,P0.3 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 8.--10. "P0_PDM2,P0.2 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 4.--6. "P0_PDM1,P0.1 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "P0_PDM0,P0.0 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
group.long 0xF8++0x3
|
|
line.long 0x0 "P1_POCON0,Port Output Control Register"
|
|
bitfld.long 0x0 16.--18. "P1_PDM4,P1.4 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 8.--10. "P1_PDM2,P1.2 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 4.--6. "P1_PDM1,P1.1 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
newline
|
|
bitfld.long 0x0 0.--2. "P1_PDM0,P1.0 Port Driver Mode" "0: Weak driver,?,?,?,4: Medium driver,?,?,?"
|
|
group.long 0xAC++0x3
|
|
line.long 0x0 "PASSWD,Password Register"
|
|
hexmask.long.byte 0x0 3.--7. 1. "PASS,Password Bits"
|
|
newline
|
|
rbitfld.long 0x0 2. "PROTECT_S,Bit-Protection Signal Status Bit" "0: Software is able to write to all protected bits.,1: Software is unable to write to any protected bits."
|
|
newline
|
|
bitfld.long 0x0 0.--1. "PW_MODE,Bit-Protection Scheme Control Bit" "0: Scheme Disabled,?,?,3: Scheme Enabled (default)"
|
|
group.long 0x60++0x3
|
|
line.long 0x0 "PMCON,Peripheral Management Control Register"
|
|
bitfld.long 0x0 10. "T21_DIS,T21 Disable Request. Active high." "0: T21 is in normal operation. (default),1: Request to disable the T21."
|
|
newline
|
|
bitfld.long 0x0 8. "SSC2_DIS,SSC Disable Request. Active high." "0: SSC is in normal operation. (default),1: Request to disable the SSC."
|
|
newline
|
|
bitfld.long 0x0 4. "GPT12_DIS,General Purpose Timer 12 Disable Request. Active high." "0: GPT12 is in normal operation. (default),1: Request to disable the GPT12."
|
|
newline
|
|
bitfld.long 0x0 3. "T2_DIS,T2 Disable Request. Active high." "0: T2 is in normal operation. (default),1: Request to disable the T2."
|
|
newline
|
|
bitfld.long 0x0 2. "CCU_DIS,CCU Disable Request. Active high." "0: CCU is in normal operation. (default),1: Request to disable the CCU."
|
|
newline
|
|
bitfld.long 0x0 1. "SSC1_DIS,SSC Disable Request. Active high." "0: SSC is in normal operation. (default),1: Request to disable the SSC."
|
|
newline
|
|
bitfld.long 0x0 0. "ADC1_DIS,ADC1 Disable Request. Active high." "0: ADC1 is in normal operation. (default),1: Request to disable the ADC."
|
|
group.long 0x40++0x3
|
|
line.long 0x0 "PMCON0,Power Mode Control Register 0"
|
|
bitfld.long 0x0 3. "SD,Slow Down Mode Enable. Active High." "0,1"
|
|
newline
|
|
bitfld.long 0x0 2. "PD,Power Down Mode Enable. Active High." "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "SL,Sleep Mode Enable. Active High." "0,1"
|
|
group.long 0x68++0x3
|
|
line.long 0x0 "RSTCON,Reset Control Register"
|
|
bitfld.long 0x0 7. "LOCKUP_EN,Lockup Reset Enable Flag" "0: Lockup is disabled.,1: Lockup is enabled."
|
|
newline
|
|
bitfld.long 0x0 0. "LOCKUP,Lockup Flag" "0: Lockup Status not active.,1: Lockup Status active."
|
|
group.long 0x148++0x3
|
|
line.long 0x0 "STACK_OVF_ADDR,Stack Overflow Control Register"
|
|
hexmask.long.word 0x0 18.--27. 1. "STOF_ADDR_OFF_H,Stack Overflow High Address Offset"
|
|
newline
|
|
hexmask.long.word 0x0 2.--11. 1. "STOF_ADDR_OFF_L,Stack Overflow Low Address Offset"
|
|
group.long 0x144++0x3
|
|
line.long 0x0 "STACK_OVF_CTRL,Stack Overflow Control Register"
|
|
bitfld.long 0x0 0. "STOF_EN,Stack Overflow Enable" "0: stack overflow detection disabled.,1: stack overflow detection enabled"
|
|
group.long 0x14C++0x3
|
|
line.long 0x0 "STACK_OVF_STS,Stack Overflow Status Register"
|
|
bitfld.long 0x0 0. "STOF_STS,Stack Overflow Status" "0: No stack overflow detected.,1: stack overflow detected."
|
|
wgroup.long 0x12C++0x3
|
|
line.long 0x0 "STACK_OVFCLR,Stack Overflow Status Clear Register"
|
|
bitfld.long 0x0 0. "STOF_STSC,Clear Stack Overflow Status" "0: stack overflow not cleared.,1: stack overflow cleared."
|
|
group.long 0x74++0x3
|
|
line.long 0x0 "SYS_STRTUP_STS,System Startup Status Register"
|
|
bitfld.long 0x0 2. "PG100TP_CHKS_ERR,100 TP Page Checksum Error" "0: initialisation of trimming parameters from NVM..,1: initialisation of trimming parameter from NVM.."
|
|
newline
|
|
bitfld.long 0x0 1. "MRAMINITSTS,Map RAM Initialisation Status" "0: Map RAM initialisation was successfull,1: Map RAM initialisation was not successfull"
|
|
group.long 0x70++0x3
|
|
line.long 0x0 "SYSCON0,System Control Register 0"
|
|
bitfld.long 0x0 6.--7. "SYSCLKSEL,System Clock Select" "0: Do not use this setting.,?,2: The direct low-precision clock input from..,3: The direct input from internal oscillator.."
|
|
newline
|
|
rbitfld.long 0x0 4.--5. "NVMCLKFAC,NVM Access Clock Factor" "0: Divide by 2,?,2: Divide by 3,3: Divide by 4"
|
|
group.long 0xF4++0x3
|
|
line.long 0x0 "TCCR,Temperature Compensation Control Register"
|
|
bitfld.long 0x0 0.--1. "TCC,Temperature Compensation Control" "0: TJ: 0 degree C to 40 degree C,?,2: TJ: 40 degree C to 80 degree C,3: TJ: 80 degree C to 150 degree C"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "VTOR,Vector Table Reallocation Register"
|
|
bitfld.long 0x0 0.--1. "VTOR_BYP,Vector Table Bypass Mode" "0: VTOR is remapped to RAM,?,2: VTOR is remapped to NVM,3: VTOR is remapped to NVM"
|
|
group.long 0xEC++0x3
|
|
line.long 0x0 "WAKECON,Wakeup Interrupt Control Register"
|
|
bitfld.long 0x0 0. "WAKEUPEN,Wakeup Interrupt Enable" "0: wakeup interrupt is disabled.,1: wakeup interrupt is enabled."
|
|
rgroup.long 0x80++0x3
|
|
line.long 0x0 "WDT,Watchdog Timer"
|
|
hexmask.long.word 0x0 0.--15. 1. "WDT,Watchdog Timer Current Value"
|
|
group.long 0x50++0x3
|
|
line.long 0x0 "WDTCON,Watchdog Timer Control Register"
|
|
bitfld.long 0x0 5. "WINBEN,Watchdog Window-Boundary Enable" "0: Watchdog Window-Boundary feature is disabled.,1: Watchdog Window-Boundary feature is enabled."
|
|
newline
|
|
rbitfld.long 0x0 4. "WDTPR,Watchdog Prewarning Mode Flag" "0: Normal mode (default after reset),1: The Watchdog is operating in Prewarning Mode"
|
|
newline
|
|
bitfld.long 0x0 2. "WDTEN,WDT Enable" "0: WDT is disabled,1: WDT is enabled"
|
|
newline
|
|
bitfld.long 0x0 1. "WDTRS,WDT Refresh Start" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "WDTIN,Watchdog Timer Input Frequency Selection" "0: Input frequency is fPCLK/2,1: Input frequency is fPCLK/128"
|
|
group.long 0x78++0x7
|
|
line.long 0x0 "WDTREL,Watchdog Timer Reload Register"
|
|
hexmask.long.byte 0x0 0.--7. 1. "WDTREL,Watchdog Timer Reload Value"
|
|
line.long 0x4 "WDTWINB,Watchdog Window-Boundary Count"
|
|
hexmask.long.byte 0x4 0.--7. 1. "WDTWINB,Watchdog Window-Boundary Count Value"
|
|
tree.end
|
|
tree "SCU_PM (Power Modules)"
|
|
base ad:0x50006000
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "AMCLK_CTRL,Analog Module Clock Control Register"
|
|
bitfld.long 0x0 0. "CLKWDT_PD_N,Clock Watchdog Powerdown" "0: Clock Watchdog disabled,1: Clock Watchdog enabled"
|
|
rgroup.long 0x0++0x3
|
|
line.long 0x0 "AMCLK_FREQ_STS,Analog Module Clock Frequency Status Register"
|
|
hexmask.long.byte 0x0 8.--13. 1. "AMCLK2_FREQ,Current frequency of Analog Module Clock 2 (TFILT_CLK)"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "AMCLK1_FREQ,Current frequency of Analog Module Clock System Clock (MI_CLK)"
|
|
group.long 0xC++0x3
|
|
line.long 0x0 "AMCLK_TH_HYS,Analog Module Clock Limit Register"
|
|
bitfld.long 0x0 30.--31. "AMCLK2_LOW_HYS,Analog Module Clock 2 (TFILT_CLK) Lower Hysteresis" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x0 24.--29. 1. "AMCLK2_LOW_TH,Analog Module Clock 2 (TFILT_CLK) Lower Limit Threshold"
|
|
newline
|
|
bitfld.long 0x0 22.--23. "AMCLK2_UP_HYS,Analog Module Clock 2 (TFILT_CLK) Upper Hysteresis" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x0 16.--21. 1. "AMCLK2_UP_TH,Analog Module Clock 2 (TFILT_CLK) Upper Limit Threshold"
|
|
newline
|
|
bitfld.long 0x0 14.--15. "AMCLK1_LOW_HYS,Analog Module Clock 1 (MI_CLK) Lower Hysteresis" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x0 8.--13. 1. "AMCLK1_LOW_TH,Analog Module Clock 1 (MI_CLK) Lower Limit Threshold"
|
|
newline
|
|
bitfld.long 0x0 6.--7. "AMCLK1_UP_HYS,Analog Module Clock 1 (MI_CLK) Upper Hysteresis" "0,1,2,3"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "AMCLK1_UP_TH,Analog Module Clock 1 (MI_CLK) Upper Limit Threshold"
|
|
group.long 0x30++0x3
|
|
line.long 0x0 "PCU_CTRL_STS,Power Control Unit Control Status Register"
|
|
bitfld.long 0x0 27. "CLKLOSS_RES_SD_DIS,Loss of Clock Reset Disable" "0: Loss of Clock Reset Enable,1: Loss of Clock Reset Disable"
|
|
newline
|
|
bitfld.long 0x0 26. "CLKWDT_RES_SD_DIS,Clock Watchdog Reset Disable" "0: Clock Watchdog Reset Enable,1: Clock Watchdog Reset Disable"
|
|
newline
|
|
bitfld.long 0x0 25. "CLKLOSS_SD_DIS,System Loss of Clock Shutdown Disable (AMCLK3)" "0: Automatic Shutdown Signal for Power Switches in..,1: Automatic Shutdown Signal for Power Switches in.."
|
|
newline
|
|
bitfld.long 0x0 24. "SYS_OTWARN_PS_DIS,System Overtemperature Warning Power Switches Shutdown Disable" "0: Automatic Shutdown Signal for Power Switches in..,1: Automatic Shutdown Signal for Power Switches in.."
|
|
newline
|
|
bitfld.long 0x0 14. "SYS_VS_OV_SLM_DIS,VS Overvoltage Shutdown for Peripherals Disable" "0: Automatic Shutdown for Power modules in case of..,1: Automatic Shutdown for Power modules in case of.."
|
|
newline
|
|
bitfld.long 0x0 13. "SYS_VS_UV_SLM_DIS,VS Undervoltage Shutdown for Peripherals Disable" "0: Automatic Shutdown for Power modules in case of..,1: Automatic Shutdown for Power modules in case of.."
|
|
newline
|
|
bitfld.long 0x0 8. "LIN_VS_UV_SD_DIS,LIN Module VS Undervoltage Transmitter Shutdown" "0: Automatic Shutdown for Power modules in case of..,1: Automatic Shutdown for Power modules in case of.."
|
|
newline
|
|
bitfld.long 0x0 7. "FAIL_PS_DIS,Disable LIN Tx and HS and because of Overtemperature Warning or VS OV/UV" "0: LIN Tx andHS will be turned off when..,1: LIN Tx andHS will be kept on when.."
|
|
newline
|
|
bitfld.long 0x0 1. "CLKWDT_SD_DIS,Power Modules Clock Watchdog Shutdown Disable" "0: Power Devices will be switched off when Clock..,1: Power Devices will not be shutdown when Clock.."
|
|
group.long 0x6C++0x3
|
|
line.long 0x0 "STCALIB,System Tick Calibration Register"
|
|
hexmask.long 0x0 0.--25. 1. "STCALIB,System Tick Calibration"
|
|
group.long 0x28++0x3
|
|
line.long 0x0 "SYS_IRQ_CTRL,System Interrupt Control Register"
|
|
bitfld.long 0x0 13. "VREF1V2_OV_IE,8 Bit ADC2 Reference Overvoltage Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 12. "VREF1V2_UV_IE,8 Bit ADC2 Reference Undervoltage Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "SYS_OT_IE,System Overtemperature Shutdown Interrupt Enable" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "SYS_OTWARN_IE,System Overtemperature Prewarning Interrupt Enable" "0,1"
|
|
group.long 0x18++0x3
|
|
line.long 0x0 "SYS_IS,System Interrupt Status Register"
|
|
rbitfld.long 0x0 30. "SYS_SUPPLY_STS,System Supply Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
bitfld.long 0x0 29. "VREF1V2_OV_STS,8 Bit ADC2 Reference Overvoltage (ADC2 Channel 5) interrupt status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
bitfld.long 0x0 28. "VREF1V2_UV_STS,8 Bit ADC2 Reference Undervoltage (ADC2 Channel 5) interrstatus" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
bitfld.long 0x0 25. "SYS_OT_STS,System Overtemperature Shutdown (ADC2 Channel 6) status" "0: no status set,1: at least one status set"
|
|
newline
|
|
bitfld.long 0x0 24. "SYS_OTWARN_STS,System Overtemperature Prewarning (ADC2 Channel 6) status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 19. "HS_FAIL_STS,High Side Driver Fail Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 18. "DRV_FAIL_STS,Gate Driver Fail Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 17. "CP_FAIL_STS,Charge Pump Fail Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 16. "LIN_FAIL_STS,LIN Fail Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 14. "SYS_SUPPLY_IS,System Supply Interrupt Status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
bitfld.long 0x0 13. "VREF1V2_OV_IS,8 Bit ADC2 Reference Overvoltage (ADC2 Channel 5) interrupt status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
bitfld.long 0x0 12. "VREF1V2_UV_IS,8 Bit ADC2 Reference Undervoltage (ADC2 Channel 5) interrupt status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
rbitfld.long 0x0 10. "CLKWDT_IS,Clock Watchdog Interrupt Status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
bitfld.long 0x0 9. "SYS_OT_IS,System Overtemperature Shutdown (ADC2 Channel 8) interrupt status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
bitfld.long 0x0 8. "SYS_OTWARN_IS,System Overtemperature Prewarning (ADC2 Channel 8) interrupt status" "0: no interrupt status set,1: at least one interrupt status set"
|
|
newline
|
|
rbitfld.long 0x0 3. "HS_FAIL_IS,High Side Driver Fail Interrupt Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 2. "DRV_FAIL_IS,Gate Driver Fail Interrupt Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 1. "CP_FAIL_IS,Charge Pump Fail Interrupt Status" "0: no status set,1: at least one status set"
|
|
newline
|
|
rbitfld.long 0x0 0. "LIN_FAIL_IS,LIN Fail Interrupt Status" "0: no status set,1: at least one status set"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "SYS_ISCLR,System Interrupt Status Clear Register"
|
|
bitfld.long 0x0 29. "VREF1V2_OV_SC,8 Bit ADC2 Reference Overvoltage Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 28. "VREF1V2_UV_SC,8 Bit ADC2 Reference Undervoltage Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 25. "SYS_OT_SC,System Overtemperature Shutdown Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 24. "SYS_OTWARN_SC,System Overtemperature Prewarning Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 13. "VREF1V2_OV_ISC,8 Bit ADC2 Reference Overvoltage Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 12. "VREF1V2_UV_ISC,8 Bit ADC2 Reference Undervoltage Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 9. "SYS_OT_ISC,System Overtemperature Shutdown Interrupt Status Clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "SYS_OTWARN_ISC,System Overtemperature Prewarning Interrupt Status Clear" "0,1"
|
|
wgroup.long 0x24++0x3
|
|
line.long 0x0 "SYS_SUPPLY_IRQ_CLR,System Supply Interrupt Status Clear Register"
|
|
bitfld.long 0x0 30. "VDD1V5_OV_SC,VDDC Overvoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 28. "VDD5V_OV_SC,VDDP Overvoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 27. "VDDEXT_OV_SC,VDDEXT Overvoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 24. "VS_OV_SC,VS Overvoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 22. "VDD1V5_UV_SC,VDDC Undervoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 20. "VDD5V_UV_SC,VDDP Undervoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 19. "VDDEXT_UV_SC,VDDEXT Undervoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 16. "VS_UV_SC,VS Undervoltage Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 14. "VDD1V5_OV_ISC,VDDC Overvoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 12. "VDD5V_OV_ISC,VDDP Overvoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 11. "VDDEXT_OV_ISC,VDDEXT Overvoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 8. "VS_OV_ISC,VS Overvoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 6. "VDD1V5_UV_ISC,VDDC Undervoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "VDD5V_UV_ISC,VDDP Undervoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "VDDEXT_UV_ISC,VDDEXT Undervoltage Interrupt Status clear" "0,1"
|
|
newline
|
|
bitfld.long 0x0 0. "VS_UV_ISC,VS Undervoltage Interrupt Status clear" "0,1"
|
|
group.long 0x20++0x3
|
|
line.long 0x0 "SYS_SUPPLY_IRQ_CTRL,System Supply Interrupt Control Register"
|
|
bitfld.long 0x0 14. "VDD1V5_OV_IE,VDDC Overvoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 12. "VDD5V_OV_IE,VDDP Overvoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 11. "VDDEXT_OV_IE,VDDEXT Overvoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 8. "VS_OV_IE,VS Overvoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 6. "VDD1V5_UV_IE,VDDC Undervoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 4. "VDD5V_UV_IE,VDDP Undervoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 3. "VDDEXT_UV_IE,VDDEXT Undervoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
newline
|
|
bitfld.long 0x0 0. "VS_UV_IE,VS Undervoltage Interrupt Enable" "0: Interrupt is disabled,1: Interrupt is enabled"
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "SYS_SUPPLY_IRQ_STS,System Supply Interrupt Status Register"
|
|
bitfld.long 0x0 30. "VDD1V5_OV_STS,VDDC Overvoltage Status (ADC2 channel 6)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 28. "VDD5V_OV_STS,VDDP Overvoltage Status (ADC2 channel 4)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 27. "VDDEXT_OV_STS,VDDEXT Overvoltage Status (ADC2 channel 3)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 24. "VS_OV_STS,VS Overvoltage Status (ADC2 channel 0)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 22. "VDD1V5_UV_STS,VDDC Undervoltage Status (ADC2 channel 6)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 20. "VDD5V_UV_STS,VDDP Undervoltage Status (ADC2 channel 4)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 19. "VDDEXT_UV_STS,VDDEXT Undervoltage Status (ADC2 channel 3)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 16. "VS_UV_STS,VS Undervoltage Status (ADC2 channel 0)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 14. "VDD1V5_OV_IS,VDDC Overvoltage Interrupt Status (ADC2 channel 6)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 12. "VDD5V_OV_IS,VDDP Overvoltage Interrupt Status (ADC2 channel 4)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 11. "VDDEXT_OV_IS,VDDEXT Overvoltage Interrupt Status (ADC2 channel 3)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 8. "VS_OV_IS,VS Overvoltage Interrupt Status (ADC2 channel 0)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 6. "VDD1V5_UV_IS,VDDC Undervoltage Interrupt Status (ADC2 channel 6)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 4. "VDD5V_UV_IS,VDDP Undervoltage Interrupt Status (ADC2 channel 4)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 3. "VDDEXT_UV_IS,VDDEXT Undervoltage Interrupt Status (ADC2 channel 3)" "0: occurred,1: occurred"
|
|
newline
|
|
bitfld.long 0x0 0. "VS_UV_IS,VS Undervoltage Interrupt Status (ADC2 channel 0)" "0: occurred,1: occurred"
|
|
group.long 0x34++0x3
|
|
line.long 0x0 "WDT1_TRIG,WDT1 Watchdog Control Register"
|
|
bitfld.long 0x0 6.--7. "SOWCONF,Short Open Window Configuration" "0: Short Open Windows disabled,1: one successive Short Open Window allowed,2: two successive Short Open Windows allowed,3: three successive Short Open Windows allowed"
|
|
newline
|
|
hexmask.long.byte 0x0 0.--5. 1. "WDP_SEL,Watchdog Period Selection and trigger"
|
|
tree.end
|
|
tree.end
|
|
tree "SSC (High-Speed Synchronous Serial Interface)"
|
|
base ad:0x0
|
|
tree "SSC1"
|
|
base ad:0x48024000
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "BR,Baud Rate Timer Reload Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "BR_VALUE,Baud Rate Timer/Reload Register Value"
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "CON,Control Register"
|
|
rbitfld.long 0x0 28. "BSY,Busy Flag" "0,1"
|
|
rbitfld.long 0x0 27. "BE,Baud Rate Error Flag" "0: error.,1: More than factor 2 or 0.5 between slave's actual.."
|
|
newline
|
|
rbitfld.long 0x0 26. "PE,Phase Error Flag" "0: error.,1: Received data changes around sampling clock edge."
|
|
rbitfld.long 0x0 25. "RE,Receive Error Flag" "0: error.,1: Reception completed before the receive buffer.."
|
|
newline
|
|
rbitfld.long 0x0 24. "TE,Transmit Error Flag" "0: error.,1: Transfer starts with the slave's transmit buffer.."
|
|
hexmask.long.byte 0x0 16.--19. 1. "BC,Bit Count Field"
|
|
newline
|
|
bitfld.long 0x0 15. "EN,Enable Bit" "0: Transmission and reception disabled. Access to..,1: Transmission and reception enabled. Access to.."
|
|
bitfld.long 0x0 14. "MS,Master Select" "0: Mode. Operate on shift clock received via SCLK.,1: Mode. Generate shift clock and output it via SCLK."
|
|
newline
|
|
bitfld.long 0x0 12. "AREN,Automatic Reset Enable" "0: No additional action upon a baud rate error.,1: The SSC is automatically reset upon a baud rate.."
|
|
bitfld.long 0x0 11. "BEN,Baud Rate Error Enable" "0: baud rate errors.,1: baud rate errors."
|
|
newline
|
|
bitfld.long 0x0 10. "PEN,Phase Error Enable" "0: phase errors.,1: phase errors."
|
|
bitfld.long 0x0 9. "REN,Receive Error Enable" "0: receive errors.,1: receive errors."
|
|
newline
|
|
bitfld.long 0x0 8. "TEN,Transmit Error Enable" "0: transmit errors.,1: transmit errors."
|
|
bitfld.long 0x0 7. "LB,Loop Back Control" "0: output.,1: Receive input is connected with transmit output.."
|
|
newline
|
|
bitfld.long 0x0 6. "PO,Clock Polarity Control" "0: Idle clock line is low leading clock edge is..,1: Idle clock line is high leading clock edge is.."
|
|
bitfld.long 0x0 5. "PH,Clock Phase Control" "0: transmit data on the leading clock edge latch on..,1: receive data on leading clock edge shift on.."
|
|
newline
|
|
bitfld.long 0x0 4. "HB,Heading Control" "0: Transmit/Receive LSB First.,1: Transmit/Receive MSB First."
|
|
hexmask.long.byte 0x0 0.--3. 1. "BM,Data Width Selection"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "ISRCLR,Interrupt Status Register Clear"
|
|
bitfld.long 0x0 11. "BECLR,Baud Rate Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
bitfld.long 0x0 10. "PECLR,Phase Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
newline
|
|
bitfld.long 0x0 9. "RECLR,Receive Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
bitfld.long 0x0 8. "TECLR,Transmit Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "PISEL,Port Input Select Register"
|
|
bitfld.long 0x0 4. "GIS,Global SSC12 Input Select" "0: Inputs SSC12_S_SCK_0 SSC12_S_MTSR_0 and..,1: Inputs SSC12_S_SCK_1 SSC12_S_MTSR_1 and.."
|
|
bitfld.long 0x0 3. "MIS_1,Master Mode Input Select Bit 1 (Master Mode only)" "0: Default Inputs selected according to MIS_0.,1: Do not use Connects to unused pins."
|
|
newline
|
|
bitfld.long 0x0 2. "CIS,Clock Input Select (Slave Mode only)" "0: (x = 1 or 2 dependant form current SSC) see .,1: (x=0 or 1). See ."
|
|
bitfld.long 0x0 1. "SIS,Slave Mode Input Select (Slave Mode only)" "0: (x = 1 or 2 dependant form current SSC) see .,1: (x=0 or 1). See ."
|
|
newline
|
|
bitfld.long 0x0 0. "MIS_0,Master Mode Input Select Bit 0 (Master Mode only)" "0: (x = 1 or 2 dependant form current SSC) see .,1: (x=0 or 1). See ."
|
|
rgroup.long 0xC++0x3
|
|
line.long 0x0 "RB,Receiver Buffer Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RB_VALUE,Receive Data Register Value"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "TB,Transmitter Buffer Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "TB_VALUE,Transmit Data Register Value"
|
|
tree.end
|
|
tree "SSC2"
|
|
base ad:0x48026000
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "BR,Baud Rate Timer Reload Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "BR_VALUE,Baud Rate Timer/Reload Register Value"
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "CON,Control Register"
|
|
rbitfld.long 0x0 28. "BSY,Busy Flag" "0,1"
|
|
rbitfld.long 0x0 27. "BE,Baud Rate Error Flag" "0: error.,1: More than factor 2 or 0.5 between slave's actual.."
|
|
newline
|
|
rbitfld.long 0x0 26. "PE,Phase Error Flag" "0: error.,1: Received data changes around sampling clock edge."
|
|
rbitfld.long 0x0 25. "RE,Receive Error Flag" "0: error.,1: Reception completed before the receive buffer.."
|
|
newline
|
|
rbitfld.long 0x0 24. "TE,Transmit Error Flag" "0: error.,1: Transfer starts with the slave's transmit buffer.."
|
|
hexmask.long.byte 0x0 16.--19. 1. "BC,Bit Count Field"
|
|
newline
|
|
bitfld.long 0x0 15. "EN,Enable Bit" "0: Transmission and reception disabled. Access to..,1: Transmission and reception enabled. Access to.."
|
|
bitfld.long 0x0 14. "MS,Master Select" "0: Mode. Operate on shift clock received via SCLK.,1: Mode. Generate shift clock and output it via SCLK."
|
|
newline
|
|
bitfld.long 0x0 12. "AREN,Automatic Reset Enable" "0: No additional action upon a baud rate error.,1: The SSC is automatically reset upon a baud rate.."
|
|
bitfld.long 0x0 11. "BEN,Baud Rate Error Enable" "0: baud rate errors.,1: baud rate errors."
|
|
newline
|
|
bitfld.long 0x0 10. "PEN,Phase Error Enable" "0: phase errors.,1: phase errors."
|
|
bitfld.long 0x0 9. "REN,Receive Error Enable" "0: receive errors.,1: receive errors."
|
|
newline
|
|
bitfld.long 0x0 8. "TEN,Transmit Error Enable" "0: transmit errors.,1: transmit errors."
|
|
bitfld.long 0x0 7. "LB,Loop Back Control" "0: output.,1: Receive input is connected with transmit output.."
|
|
newline
|
|
bitfld.long 0x0 6. "PO,Clock Polarity Control" "0: Idle clock line is low leading clock edge is..,1: Idle clock line is high leading clock edge is.."
|
|
bitfld.long 0x0 5. "PH,Clock Phase Control" "0: transmit data on the leading clock edge latch on..,1: receive data on leading clock edge shift on.."
|
|
newline
|
|
bitfld.long 0x0 4. "HB,Heading Control" "0: Transmit/Receive LSB First.,1: Transmit/Receive MSB First."
|
|
hexmask.long.byte 0x0 0.--3. 1. "BM,Data Width Selection"
|
|
wgroup.long 0x14++0x3
|
|
line.long 0x0 "ISRCLR,Interrupt Status Register Clear"
|
|
bitfld.long 0x0 11. "BECLR,Baud Rate Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
bitfld.long 0x0 10. "PECLR,Phase Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
newline
|
|
bitfld.long 0x0 9. "RECLR,Receive Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
bitfld.long 0x0 8. "TECLR,Transmit Error Flag Clear" "0: No error clear.,1: Error clear."
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "PISEL,Port Input Select Register"
|
|
bitfld.long 0x0 4. "GIS,Global SSC12 Input Select" "0: Inputs SSC12_S_SCK_0 SSC12_S_MTSR_0 and..,1: Inputs SSC12_S_SCK_1 SSC12_S_MTSR_1 and.."
|
|
bitfld.long 0x0 3. "MIS_1,Master Mode Input Select Bit 1 (Master Mode only)" "0: Default Inputs selected according to MIS_0.,1: Do not use Connects to unused pins."
|
|
newline
|
|
bitfld.long 0x0 2. "CIS,Clock Input Select (Slave Mode only)" "0: (x = 1 or 2 dependant form current SSC) see .,1: (x=0 or 1). See ."
|
|
bitfld.long 0x0 1. "SIS,Slave Mode Input Select (Slave Mode only)" "0: (x = 1 or 2 dependant form current SSC) see .,1: (x=0 or 1). See ."
|
|
newline
|
|
bitfld.long 0x0 0. "MIS_0,Master Mode Input Select Bit 0 (Master Mode only)" "0: (x = 1 or 2 dependant form current SSC) see .,1: (x=0 or 1). See ."
|
|
rgroup.long 0xC++0x3
|
|
line.long 0x0 "RB,Receiver Buffer Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "RB_VALUE,Receive Data Register Value"
|
|
group.long 0x8++0x3
|
|
line.long 0x0 "TB,Transmitter Buffer Register"
|
|
hexmask.long.word 0x0 0.--15. 1. "TB_VALUE,Transmit Data Register Value"
|
|
tree.end
|
|
tree.end
|
|
tree "TIMER"
|
|
base ad:0x0
|
|
tree "TIMER2"
|
|
base ad:0x48004000
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "CNT,Timer 2 Count Register"
|
|
hexmask.long.byte 0x0 8.--15. 1. "T2H,Timer 2 Value"
|
|
hexmask.long.byte 0x0 0.--7. 1. "T2L,Timer 2 Value"
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CON,Timer 2 Control Register"
|
|
rbitfld.long 0x0 7. "TF2,Timer 2 Overflow/Underflow Flag" "0,1"
|
|
rbitfld.long 0x0 6. "EXF2,Timer 2 External Flag" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "EXEN2,Timer 2 External Enable Control" "0: External events are disabled.,1: External events are enabled in Capture/Reload.."
|
|
bitfld.long 0x0 2. "TR2,Timer 2 Start/Stop Control" "0: Timer 2.,1: Timer 2."
|
|
newline
|
|
bitfld.long 0x0 1. "C_T2,Timer or Counter Select" "0: function selected.,1: upon negative edge at pin T2."
|
|
bitfld.long 0x0 0. "CP_RL2,Capture/Reload Select" "0: upon overflow or upon negative/positive..,1: Timer 2 data register contents on the.."
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "CON1,Timer 2 Control Register 1"
|
|
bitfld.long 0x0 1. "TF2EN,Overflow/Underflow Interrupt Enable" "0: Overflow/underflow interrupt.,1: Overflow/underflow interrupt."
|
|
bitfld.long 0x0 0. "EXF2EN,External Interrupt Enable" "0: External interrupt.,1: External interrupt"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "ICLR,Timer 2 Interrupt Clear Register"
|
|
bitfld.long 0x0 7. "TF2CLR,Overflow/Underflow Interrupt Clear Flag" "0: Overflow/underflow interrupt is not cleared.,1: Overflow/underflow interrupt"
|
|
bitfld.long 0x0 6. "EXF2CLR,External Interrupt Clear Flag" "0: External interrupt is not cleared.,1: External interrupt"
|
|
group.long 0x4++0x7
|
|
line.long 0x0 "MOD,Timer 2 Mode Register"
|
|
bitfld.long 0x0 7. "T2REGS,Edge Select for Timer 2 External Start" "0: The falling edge at Pin T2EX is selected.,1: The rising edge at Pin T2EX is selected."
|
|
bitfld.long 0x0 6. "T2RHEN,Timer 2 External Start Enable" "0: Timer 2 External Start is disabled.,1: Timer 2 External Start is enabled."
|
|
newline
|
|
bitfld.long 0x0 5. "EDGESEL,Edge Select in Capture Mode/Reload Mode" "0: The falling edge at Pin T2EX is selected.,1: The rising edge at Pin T2EX is selected."
|
|
bitfld.long 0x0 4. "PREN,Prescaler Enable" "0: Prescaler is disabled and the 2 or 12 divider..,1: Prescaler is enabled (see T2PRE bit) and the 2.."
|
|
newline
|
|
bitfld.long 0x0 1.--3. "T2PRE,Timer 2 Prescaler Bit" "0: fT2 = fsys / 8,?,?,?,4: fT2 = fsys / 16,5: fT2 = fsys / 32,6: fT2 = fsys / 64,7: fT2 = fsys / 128"
|
|
bitfld.long 0x0 0. "DCEN,Up/Down Counter Enable" "0: Up/Down Counter function is disabled,1: Up/Down Counter function is enabled and.."
|
|
line.long 0x4 "RC,Timer 2 Reload/Capture Register"
|
|
hexmask.long.byte 0x4 8.--15. 1. "RCH2,Reload/Capture Value"
|
|
hexmask.long.byte 0x4 0.--7. 1. "RCL2,Reload/Capture Value"
|
|
tree.end
|
|
tree "TIMER21"
|
|
base ad:0x48005000
|
|
group.long 0x10++0x3
|
|
line.long 0x0 "CNT,Timer 2 Count Register"
|
|
hexmask.long.byte 0x0 8.--15. 1. "T2H,Timer 2 Value"
|
|
hexmask.long.byte 0x0 0.--7. 1. "T2L,Timer 2 Value"
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "CON,Timer 2 Control Register"
|
|
rbitfld.long 0x0 7. "TF2,Timer 2 Overflow/Underflow Flag" "0,1"
|
|
rbitfld.long 0x0 6. "EXF2,Timer 2 External Flag" "0,1"
|
|
newline
|
|
bitfld.long 0x0 3. "EXEN2,Timer 2 External Enable Control" "0: External events are disabled.,1: External events are enabled in Capture/Reload.."
|
|
bitfld.long 0x0 2. "TR2,Timer 2 Start/Stop Control" "0: Timer 2.,1: Timer 2."
|
|
newline
|
|
bitfld.long 0x0 1. "C_T2,Timer or Counter Select" "0: function selected.,1: upon negative edge at pin T2."
|
|
bitfld.long 0x0 0. "CP_RL2,Capture/Reload Select" "0: upon overflow or upon negative/positive..,1: Timer 2 data register contents on the.."
|
|
group.long 0x1C++0x3
|
|
line.long 0x0 "CON1,Timer 2 Control Register 1"
|
|
bitfld.long 0x0 1. "TF2EN,Overflow/Underflow Interrupt Enable" "0: Overflow/underflow interrupt.,1: Overflow/underflow interrupt."
|
|
bitfld.long 0x0 0. "EXF2EN,External Interrupt Enable" "0: External interrupt.,1: External interrupt"
|
|
wgroup.long 0x18++0x3
|
|
line.long 0x0 "ICLR,Timer 2 Interrupt Clear Register"
|
|
bitfld.long 0x0 7. "TF2CLR,Overflow/Underflow Interrupt Clear Flag" "0: Overflow/underflow interrupt is not cleared.,1: Overflow/underflow interrupt"
|
|
bitfld.long 0x0 6. "EXF2CLR,External Interrupt Clear Flag" "0: External interrupt is not cleared.,1: External interrupt"
|
|
group.long 0x4++0x7
|
|
line.long 0x0 "MOD,Timer 2 Mode Register"
|
|
bitfld.long 0x0 7. "T2REGS,Edge Select for Timer 2 External Start" "0: The falling edge at Pin T2EX is selected.,1: The rising edge at Pin T2EX is selected."
|
|
bitfld.long 0x0 6. "T2RHEN,Timer 2 External Start Enable" "0: Timer 2 External Start is disabled.,1: Timer 2 External Start is enabled."
|
|
newline
|
|
bitfld.long 0x0 5. "EDGESEL,Edge Select in Capture Mode/Reload Mode" "0: The falling edge at Pin T2EX is selected.,1: The rising edge at Pin T2EX is selected."
|
|
bitfld.long 0x0 4. "PREN,Prescaler Enable" "0: Prescaler is disabled and the 2 or 12 divider..,1: Prescaler is enabled (see T2PRE bit) and the 2.."
|
|
newline
|
|
bitfld.long 0x0 1.--3. "T2PRE,Timer 2 Prescaler Bit" "0: fT2 = fsys / 8,?,?,?,4: fT2 = fsys / 16,5: fT2 = fsys / 32,6: fT2 = fsys / 64,7: fT2 = fsys / 128"
|
|
bitfld.long 0x0 0. "DCEN,Up/Down Counter Enable" "0: Up/Down Counter function is disabled,1: Up/Down Counter function is enabled and.."
|
|
line.long 0x4 "RC,Timer 2 Reload/Capture Register"
|
|
hexmask.long.byte 0x4 8.--15. 1. "RCH2,Reload/Capture Value"
|
|
hexmask.long.byte 0x4 0.--7. 1. "RCL2,Reload/Capture Value"
|
|
tree.end
|
|
tree.end
|
|
tree "UART (Universal Asynchronous Receiver Transmitter)"
|
|
base ad:0x0
|
|
tree "UART1"
|
|
base ad:0x48020000
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "SBUF,Serial Data Buffer"
|
|
hexmask.long.byte 0x0 0.--7. 1. "VAL,Serial Interface Buffer Register"
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "SCON,Serial Channel Control Register"
|
|
bitfld.long 0x0 7. "SM0,Serial Port Operating Mode Selection" "0,1"
|
|
bitfld.long 0x0 6. "SM1,Serial Port Operating Mode Selection" "0,1"
|
|
bitfld.long 0x0 5. "SM2,Enable Serial Port Multiprocessor Communication in Modes 2 and 3" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "REN,Enable Receiver of Serial Port" "0: Serial reception is disabled.,1: Serial reception is enabled."
|
|
bitfld.long 0x0 3. "TB8,Serial Port Transmitter Bit 9" "0,1"
|
|
bitfld.long 0x0 2. "RB8,Serial Port Receiver Bit 9" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "TI,Transmit Interrupt Flag" "0,1"
|
|
bitfld.long 0x0 0. "RI,Receive Interrupt Flag" "0,1"
|
|
wgroup.long 0x8++0x3
|
|
line.long 0x0 "SCONCLR,Serial Channel Control Clear Register"
|
|
bitfld.long 0x0 2. "RB8CLR,SCON.RB8 Clear Flag" "0: RB8 Flag is not cleared.,1: RB8 Flag is cleared."
|
|
bitfld.long 0x0 1. "TICLR,SCON.TI Clear Flag" "0: TI Flag is not cleared.,1: TI Flag is cleared."
|
|
bitfld.long 0x0 0. "RICLR,SCON.RI Clear Flag" "0: RI Flag is not cleared.,1: RI Flag is cleared."
|
|
tree.end
|
|
tree "UART2"
|
|
base ad:0x48022000
|
|
group.long 0x4++0x3
|
|
line.long 0x0 "SBUF,Serial Data Buffer"
|
|
hexmask.long.byte 0x0 0.--7. 1. "VAL,Serial Interface Buffer Register"
|
|
group.long 0x0++0x3
|
|
line.long 0x0 "SCON,Serial Channel Control Register"
|
|
bitfld.long 0x0 7. "SM0,Serial Port Operating Mode Selection" "0,1"
|
|
bitfld.long 0x0 6. "SM1,Serial Port Operating Mode Selection" "0,1"
|
|
bitfld.long 0x0 5. "SM2,Enable Serial Port Multiprocessor Communication in Modes 2 and 3" "0,1"
|
|
newline
|
|
bitfld.long 0x0 4. "REN,Enable Receiver of Serial Port" "0: Serial reception is disabled.,1: Serial reception is enabled."
|
|
bitfld.long 0x0 3. "TB8,Serial Port Transmitter Bit 9" "0,1"
|
|
bitfld.long 0x0 2. "RB8,Serial Port Receiver Bit 9" "0,1"
|
|
newline
|
|
bitfld.long 0x0 1. "TI,Transmit Interrupt Flag" "0,1"
|
|
bitfld.long 0x0 0. "RI,Receive Interrupt Flag" "0,1"
|
|
wgroup.long 0x8++0x3
|
|
line.long 0x0 "SCONCLR,Serial Channel Control Clear Register"
|
|
bitfld.long 0x0 2. "RB8CLR,SCON.RB8 Clear Flag" "0: RB8 Flag is not cleared.,1: RB8 Flag is cleared."
|
|
bitfld.long 0x0 1. "TICLR,SCON.TI Clear Flag" "0: TI Flag is not cleared.,1: TI Flag is cleared."
|
|
bitfld.long 0x0 0. "RICLR,SCON.RI Clear Flag" "0: RI Flag is not cleared.,1: RI Flag is cleared."
|
|
tree.end
|
|
tree.end
|
|
AUTOINDENT.OFF
|