330 lines
11 KiB
Plaintext
330 lines
11 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: S6j32x Specific Menu
|
|
; @Props: Released
|
|
; @Author: AMM, WYS, WIL
|
|
; @Changelog: 2014-12-19 AMM
|
|
; 2015-11-30 JRK
|
|
; 2016-09-01 WIL
|
|
; @Manufacturer: CYPRESS - Cypress Semiconductor Corporation
|
|
; @Core: Cortex-R5
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: mens6j32x.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-R5F)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-R5F),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-R5F),System Control and Configuration"""
|
|
menuitem "[:chip]MPU Control and Configuration" "per , ""Core Registers (Cortex-R5F),MPU Control and Configuration"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-R5F),Cache Control and Configuration"""
|
|
menuitem "[:chip]TCM Control and Configuration" "per , ""Core Registers (Cortex-R5F),TCM Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-R5F),System Performance Monitor"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-R5F),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-R5F),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-R5F),Watchpoint Control Registers"""
|
|
)
|
|
separator
|
|
menuitem "MODEC" "PER , ""MODEC (Operation Mode)"""
|
|
menuitem "RESET" "PER , ""RESET"""
|
|
menuitem "CLOCK SYSTEM" "PER , ""CLOCK SYSTEM"""
|
|
menuitem "LPC" "PER , ""LPC (LOW POWER CONSUPTION)"""
|
|
menuitem "CLOCK SUPERVISOR" "PER , ""CLOCK SUPERVISOR"""
|
|
menuitem "SOURCE CLOCK TIMER" "PER , ""SOURCE CLOCK TIMER"""
|
|
menuitem "RTC" "PER , ""RTC (REAL TIME CLOCK)"""
|
|
menuitem "CR CALIBRATION" "PER , ""CR CALIBRATION"""
|
|
menuitem "BURIF" "PER , ""BURIF (BACKUP RAM INTERFACE)"""
|
|
menuitem "EXTERNAL INTERRUPT" "PER , ""EXTERNAL INTERRUPT"""
|
|
menuitem "HWDT" "PER , ""HWDT (HARDWARE WATCHDOG TIMER)"""
|
|
menuitem "SWDT" "PER , ""SWDT (SOFTWARE WATCHDOG TIMER)"""
|
|
menuitem "TCRAM" "PER , ""TCRAM (TCRAM INTERFACE)"""
|
|
menuitem "TCFLASH" "PER , ""TCFLASH"""
|
|
menuitem "WORKFLASH" "PER , ""WORKFLASH"""
|
|
menuitem "BOOTROM HARDWARE INTERFACE" "PER , ""BOOTROM HARDWARE INTERFACE"""
|
|
menuitem "BOOTROM SOFTWARE INTERFACE" "PER , ""BOOTROM SOFTWARE INTERFACE"""
|
|
menuitem "INTC" "PER , ""INTC (INTERRUPT CONTROLER)"""
|
|
menuitem "TPU" "PER , ""TPU (TIME PROTECTION)"""
|
|
menuitem "SECURITY" "PER , ""SECURITY"""
|
|
menuitem "SHE" "PER , ""SHE (SECURE HARDWARE EXTENSION)"""
|
|
menuitem "DMA CONTROLLER" "PER , ""DMA CONTROLLER"""
|
|
menuitem "DMA COMPLEX SUBSYSTEM" "PER , ""DMA COMPLEX SUBSYSTEM"""
|
|
menuitem "MPUH" "PER , ""MPUH (Memory Protection Unit for the AMBA Advanced High Speed Bus)"""
|
|
menuitem "MCAN 2" "PER , ""MCAN 2 (MCAN CONTROLER)"""
|
|
menuitem "MCAN 3" "PER , ""MCAN 3 (MCAN CONTROLER)"""
|
|
menuitem "TS" "PER , ""TS (EXTERNAL TIMESTAMP COUNTER FOR CAN FD)"""
|
|
menuitem "CANP" "PER , ""CANP (CAN PRESCALER)"""
|
|
menuitem "MULTI-FUNCTION SERIAL INTERFACE" "PER , ""MULTI-FUNCTION SERIAL INTERFACE"""
|
|
menuitem "BT" "PER , ""BT (Base Timer)"""
|
|
menuitem "FRT" "PER , ""FRT (Free-run Timer)"""
|
|
menuitem "ICU" "PER , ""ICU (32-BIT INPUT CAPTURE)"""
|
|
menuitem "OCU" "PER , ""OCU (32-BIT OUTPUT COMPARE)"""
|
|
menuitem "32-bit Reload Timer" "PER , ""32-bit Reload Timer"""
|
|
menuitem "RTSSS" "PER , ""RTSSS (Reload Timer Simultaneous Soft Start)"""
|
|
menuitem "QC" "PER , ""QC (Quad Position & Revolution Counter)"""
|
|
menuitem "EXTERNAL INTERRUPT CAPTURE" "PER , ""EXTERNAL INTERRUPT CAPTURE"""
|
|
menuitem "CRC" "PER , ""CRC (Cyclic Redundancy Check)"""
|
|
menuitem "I/O PORT" "PER , ""I/O PORT"""
|
|
menuitem "PPU" "PER , ""PPU (Peripheral Protection Unit)"""
|
|
menuitem "DDRHSSPI" "PER , ""DDRHSSPI (DDR High Speed SPI Controller)"""
|
|
menuitem "SRAM_IF" "PER , ""SRAM_IF (System SRAM Module)"""
|
|
menuitem "ADC12B" "PER , ""ADC12B (12/10/8-BIT ANALOG TO DIGITAL CONVERTER)"""
|
|
menuitem "SMC" "PER , ""SMC (STEPPER MOTOR CONTROLER)"""
|
|
menuitem "SMCTG" "PER , ""SMCTG (TRIGGER CONFIGURATION OF STEPPER MOTOR CONTROLER)"""
|
|
menuitem "SG" "PER , ""SG (SOUND GENERATOR)"""
|
|
menuitem "WFG" "PER , ""WFG (Wave Form Generator)"""
|
|
menuitem "SMIX" "PER , ""SMIX (Sound Mixer)"""
|
|
menuitem "MEDIALB" "PER , ""MEDIALB (MEDIA LOCAL BUS INTERFACE)"""
|
|
menuitem "SADAC" "PER , ""SADAC (STEREO AUDIO DAC)"""
|
|
menuitem "I2S" "PER , ""I2S (INTER IC SOUND)"""
|
|
menuitem "Programmable CRC" "PER , ""Programmable CRC"""
|
|
menuitem "PCMPWM" "PER , ""PCMPWM"""
|
|
menuitem "HYPERBUS" "PER , ""HYPERBUS (Hyper Bus Interface)"""
|
|
menuitem "LCDC" "PER , ""LCDC (LCD CONTROLER)"""
|
|
menuitem "INDPWM" "PER , ""INDPWM (INCICATOR PWM)"""
|
|
menuitem "FPD-Link Converter" "PER , ""FPD-Link Converter"""
|
|
menuitem "MPUX" "PER , ""MPUX (MEMORY PROTECTION UNIT FOR AXI)"""
|
|
menuitem "MPUAHB" "PER , ""MPUAHB (MEMORY PROTECTION UNIT FOR AHB)"""
|
|
menuitem "GRAPHICS SUBSYSTEM" "PER , ""GRAPHICS SUBSYSTEM"""
|
|
)
|
|
)
|