508 lines
28 KiB
Plaintext
508 lines
28 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: LS1028A Specific Menu
|
|
; @Props: Released
|
|
; @Author: DAS, DLI, PIJ, PID, MRO, MKO, JON, NEJ, KRZ
|
|
; @Changelog: 2022-08-31 KRZ
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-A72
|
|
; @Chip: LS1017A, LS1018A, LS1027A, LS1028A
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menls1028a.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A72)"
|
|
(
|
|
menuitem "[:chip]ID Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller CPU Interface[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Generic Interrupt Controller CPU Interface"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]ID Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller CPU Interface[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Generic Interrupt Controller CPU Interface"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller (GIC-500)" "per , ""Core Registers (Cortex-A72),Interrupt Controller (GIC-500)"""
|
|
)
|
|
separator
|
|
popup "Reset Clocking And Initialization Registers"
|
|
(
|
|
menuitem "RST;Reset Registers" "per , ""Reset Clocking And Initialization Registers,RST (Reset Registers)"""
|
|
menuitem "CGU_P;Platform CGU CCSR" "per , ""Reset Clocking And Initialization Registers,CGU_P (Platform CGU CCSR)"""
|
|
menuitem "CGU_CGA;CGU Cluster CCSR" "per , ""Reset Clocking And Initialization Registers,CGU_CGA (CGU Cluster CCSR)"""
|
|
menuitem "COPCLK;CCU CCSR" "per , ""Reset Clocking And Initialization Registers,COPCLK (CCU CCSR)"""
|
|
menuitem "CGU_DDR;CGU DDR CCSR" "per , ""Reset Clocking And Initialization Registers,CGU_DDR (CGU DDR CCSR)"""
|
|
)
|
|
menuitem "ISC;Interrupts Sampling Registers" "per , ""ISC (Interrupts Sampling Registers)"""
|
|
menuitem "SCFG;Supplement Configuration Unit" "per , ""SCFG (Supplement Configuration Unit)"""
|
|
menuitem "DCFG;Device Configuration Unit" "per , ""DCFG (Device Configuration Unit)"""
|
|
menuitem "CCI-400;Cache Coherent Interconnect" "per , ""CCI-400 (Cache Coherent Interconnect)"""
|
|
menuitem "DDR;DDR Memory Controller" "per , ""DDR (DDR Memory Controller)"""
|
|
popup "DUART;Dual Universal Asynchronous Receiver/Transmitters"
|
|
(
|
|
menuitem "UART1" "per , ""DUART (Dual Universal Asynchronous Receiver/Transmitters),UART1"""
|
|
menuitem "UART2" "per , ""DUART (Dual Universal Asynchronous Receiver/Transmitters),UART2"""
|
|
)
|
|
popup "DMAMUX;Direct Memory Access Multiplexer"
|
|
(
|
|
menuitem "DMAMUX1" "per , ""DMAMUX (Direct Memory Access Multiplexer),DMAMUX1"""
|
|
menuitem "DMAMUX2" "per , ""DMAMUX (Direct Memory Access Multiplexer),DMAMUX2"""
|
|
)
|
|
menuitem "eDMA;Enhanced Direct Memory Access" "per , ""eDMA (Enhanced Direct Memory Access)"""
|
|
popup "eSDHC;Enhanced Secured Digital Host Controller"
|
|
(
|
|
menuitem "eSDHC1" "per , ""eSDHC (Enhanced Secured Digital Host Controller),eSDHC1"""
|
|
menuitem "eSDHC2" "per , ""eSDHC (Enhanced Secured Digital Host Controller),eSDHC2"""
|
|
)
|
|
popup "Ethernet Subsystem"
|
|
(
|
|
popup "IEPRC;Integrated Endpoint Root Complex"
|
|
(
|
|
menuitem "PCI Express ECAM Event Collector Config Registers" "per , ""Ethernet Subsystem,IEPRC (Integrated Endpoint Root Complex),PCI Express ECAM Event Collector Config Registers"""
|
|
menuitem "ECIERB;Event Collector Integrated Endpoint Register Block" "per , ""Ethernet Subsystem,IEPRC (Integrated Endpoint Root Complex),ECIERB (Event Collector Integrated Endpoint Register Block)"""
|
|
)
|
|
popup "ENETC;Ethernet Controller"
|
|
(
|
|
popup "PCI Express ECAM PF Config Registers"
|
|
(
|
|
menuitem "PF0_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF0_PCI_HDR_TYPE0"""
|
|
menuitem "PF1_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF1_PCI_HDR_TYPE0"""
|
|
menuitem "PF2_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF2_PCI_HDR_TYPE0"""
|
|
menuitem "PF3_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF3_PCI_HDR_TYPE0"""
|
|
menuitem "PF4_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF4_PCI_HDR_TYPE0"""
|
|
menuitem "PF5_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF5_PCI_HDR_TYPE0"""
|
|
menuitem "PF6_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM PF Config Registers,PF6_PCI_HDR_TYPE0"""
|
|
)
|
|
popup "PCI Express ECAM VF Config Registers"
|
|
(
|
|
menuitem "VF0_1_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM VF Config Registers,VF0_1_PCI_HDR_TYPE0"""
|
|
menuitem "VF0_2_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM VF Config Registers,VF0_2_PCI_HDR_TYPE0"""
|
|
menuitem "VF1_1_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM VF Config Registers,VF1_1_PCI_HDR_TYPE0"""
|
|
menuitem "VF1_2_PCI_HDR_TYPE0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),PCI Express ECAM VF Config Registers,VF1_2_PCI_HDR_TYPE0"""
|
|
)
|
|
menuitem "IERB;Integrated Endpoint Register Block" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),IERB (Integrated Endpoint Register Block)"""
|
|
popup "Port Device Registers"
|
|
(
|
|
menuitem "ENETC_PF0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Device Registers,ENETC_PF0"""
|
|
menuitem "ENETC_PF1" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Device Registers,ENETC_PF1"""
|
|
menuitem "ENETC_PF2" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Device Registers,ENETC_PF2"""
|
|
menuitem "ENETC_PF6" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Device Registers,ENETC_PF6"""
|
|
)
|
|
popup "Port Station Interface Registers"
|
|
(
|
|
menuitem "ENETC_P0_SI0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P0_SI0"""
|
|
menuitem "ENETC_P0_SI1" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P0_SI1"""
|
|
menuitem "ENETC_P0_SI2" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P0_SI2"""
|
|
menuitem "ENETC_P1_SI0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P1_SI0"""
|
|
menuitem "ENETC_P1_SI1" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P1_SI1"""
|
|
menuitem "ENETC_P1_SI2" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P1_SI2"""
|
|
menuitem "ENETC_P2_SI0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P2_SI0"""
|
|
menuitem "ENETC_P3_SI0" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Port Station Interface Registers,ENETC_P3_SI0"""
|
|
)
|
|
menuitem "EMDIO Embedded Function Registers" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),EMDIO Embedded Function Registers"""
|
|
menuitem "IEEE 1588/1722 Embedded Function Registers" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),IEEE 1588/1722 Embedded Function Registers"""
|
|
menuitem "TSN Ethernet Switch Function Registers" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),TSN Ethernet Switch Function Registers"""
|
|
popup "Global Registers"
|
|
(
|
|
menuitem "ENETC_PF0_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF0_GLOBAL"""
|
|
menuitem "ENETC_PF1_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF1_GLOBAL"""
|
|
menuitem "ENETC_PF2_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF2_GLOBAL"""
|
|
menuitem "ENETC_PF3_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF3_GLOBAL"""
|
|
menuitem "ENETC_PF4_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF4_GLOBAL"""
|
|
menuitem "ENETC_PF5_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF5_GLOBAL"""
|
|
menuitem "ENETC_PF6_GLOBAL" "per , ""Ethernet Subsystem,ENETC (Ethernet Controller),Global Registers,ENETC_PF6_GLOBAL"""
|
|
)
|
|
)
|
|
menuitem "TSN;TSN-Capable Ethernet Switch" "per , ""Ethernet Subsystem,TSN (TSN-Capable Ethernet Switch)"""
|
|
)
|
|
popup "FlexCAN;Flexible Controller Area Network"
|
|
(
|
|
menuitem "FlexCAN1" "per , ""FlexCAN (Flexible Controller Area Network),FlexCAN1"""
|
|
menuitem "FlexCAN2" "per , ""FlexCAN (Flexible Controller Area Network),FlexCAN2"""
|
|
)
|
|
menuitem "FlexSPI;Flexible Serial Peripheral Interface" "per , ""FlexSPI (Flexible Serial Peripheral Interface)"""
|
|
popup "FTM;FlexTimer Module"
|
|
(
|
|
menuitem "FlexTimer 1" "per , ""FTM (FlexTimer Module),FlexTimer 1"""
|
|
menuitem "FlexTimer 2" "per , ""FTM (FlexTimer Module),FlexTimer 2"""
|
|
menuitem "FlexTimer 3" "per , ""FTM (FlexTimer Module),FlexTimer 3"""
|
|
menuitem "FlexTimer 4" "per , ""FTM (FlexTimer Module),FlexTimer 4"""
|
|
menuitem "FlexTimer 5" "per , ""FTM (FlexTimer Module),FlexTimer 5"""
|
|
menuitem "FlexTimer 6" "per , ""FTM (FlexTimer Module),FlexTimer 6"""
|
|
menuitem "FlexTimer 7" "per , ""FTM (FlexTimer Module),FlexTimer 7"""
|
|
menuitem "FlexTimer 8" "per , ""FTM (FlexTimer Module),FlexTimer 8"""
|
|
)
|
|
popup "GPIO;General Purpose I/O"
|
|
(
|
|
menuitem "GPIO_1" "per , ""GPIO (General Purpose I/O),GPIO_1"""
|
|
menuitem "GPIO_2" "per , ""GPIO (General Purpose I/O),GPIO_2"""
|
|
menuitem "GPIO_3" "per , ""GPIO (General Purpose I/O),GPIO_3"""
|
|
)
|
|
popup "I2C;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "I2C1" "per , ""I2C (Inter-Integrated Circuit),I2C1"""
|
|
menuitem "I2C2" "per , ""I2C (Inter-Integrated Circuit),I2C2"""
|
|
menuitem "I2C3" "per , ""I2C (Inter-Integrated Circuit),I2C3"""
|
|
menuitem "I2C4" "per , ""I2C (Inter-Integrated Circuit),I2C4"""
|
|
menuitem "I2C5" "per , ""I2C (Inter-Integrated Circuit),I2C5"""
|
|
menuitem "I2C6" "per , ""I2C (Inter-Integrated Circuit),I2C6"""
|
|
menuitem "I2C7" "per , ""I2C (Inter-Integrated Circuit),I2C7"""
|
|
menuitem "I2C8" "per , ""I2C (Inter-Integrated Circuit),I2C8"""
|
|
)
|
|
popup "LPUART;Low Power Universal Asynchronous Receiver/Transmitter"
|
|
(
|
|
menuitem "LPUART1" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART1"""
|
|
menuitem "LPUART2" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART2"""
|
|
menuitem "LPUART3" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART3"""
|
|
menuitem "LPUART4" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART4"""
|
|
menuitem "LPUART5" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART5"""
|
|
menuitem "LPUART6" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART6"""
|
|
)
|
|
popup "SAI;Synchronous Audio Interface"
|
|
(
|
|
menuitem "SAI1" "per , ""SAI (Synchronous Audio Interface),SAI1"""
|
|
menuitem "SAI2" "per , ""SAI (Synchronous Audio Interface),SAI2"""
|
|
menuitem "SAI3" "per , ""SAI (Synchronous Audio Interface),SAI3"""
|
|
menuitem "SAI4" "per , ""SAI (Synchronous Audio Interface),SAI4"""
|
|
menuitem "SAI5" "per , ""SAI (Synchronous Audio Interface),SAI5"""
|
|
menuitem "SAI6" "per , ""SAI (Synchronous Audio Interface),SAI6"""
|
|
)
|
|
if cpuis("LS1028A")||cpuis("LS1018A")
|
|
(
|
|
popup "Multimedia Subsystem"
|
|
(
|
|
;popup "LCD;LCD Controller"
|
|
;(
|
|
; menuitem "DISP_ENG;Display Engine" "per , ""Multimedia Subsystem,LCD (LCD Controller),DISP_ENG (Display Engine)"""
|
|
; menuitem "SCAL_ENG;Scaling Engine" "per , ""Multimedia Subsystem,LCD (LCD Controller),SCAL_ENG (Scaling Engine)"""
|
|
;)
|
|
menuitem "GPU;Graphics Processing Unit" "per , ""Multimedia Subsystem,GPU (Graphics Processing Unit)"""
|
|
popup "DTC;Display Transmitter Controller"
|
|
(
|
|
menuitem "DP_TX;Display Port TX" "per , ""Multimedia Subsystem,DTC (Display Transmitter Controller),DP_TX (Display Port TX)"""
|
|
popup "PHY;PHY Subsystem"
|
|
(
|
|
menuitem "HDP_PHY_PCS_CMN" "per , ""Multimedia Subsystem,DTC (Display Transmitter Controller),PHY (PHY Subsystem),HDP_PHY_PCS_CMN"""
|
|
menuitem "HDP_PHY_PCS_LANE" "per , ""Multimedia Subsystem,DTC (Display Transmitter Controller),PHY (PHY Subsystem),HDP_PHY_PCS_LANE"""
|
|
menuitem "HDP_PHY_PMA_CMN" "per , ""Multimedia Subsystem,DTC (Display Transmitter Controller),PHY (PHY Subsystem),HDP_PHY_PMA_CMN"""
|
|
menuitem "HDP_PHY_PMA_LANE" "per , ""Multimedia Subsystem,DTC (Display Transmitter Controller),PHY (PHY Subsystem),HDP_PHY_PMA_LANE"""
|
|
)
|
|
)
|
|
menuitem "PLLDIG;PLL Digital Interface" "per , ""Multimedia Subsystem,PLLDIG (PLL Digital Interface)"""
|
|
)
|
|
)
|
|
popup "PEX;PCI Express Interface Controller"
|
|
(
|
|
popup "PEX1;PCI Express Interface Controller 1"
|
|
(
|
|
menuitem "Configuration Registers" "per , ""PEX (PCI Express Interface Controller),PEX1 (PCI Express Interface Controller 1),Configuration Registers"""
|
|
menuitem "PEX1_LUT Registers" "per , ""PEX (PCI Express Interface Controller),PEX1 (PCI Express Interface Controller 1),PEX1_LUT Registers"""
|
|
)
|
|
popup "PEX2;PCI Express Interface Controller 2"
|
|
(
|
|
menuitem "Configuration Registers" "per , ""PEX (PCI Express Interface Controller),PEX2 (PCI Express Interface Controller 2),Configuration Registers"""
|
|
menuitem "PEX2_LUT Registers" "per , ""PEX (PCI Express Interface Controller),PEX2 (PCI Express Interface Controller 2),PEX2_LUT Registers"""
|
|
)
|
|
)
|
|
menuitem "PMU;Power Management Unit" "per , ""PMU (Power Management Unit)"""
|
|
popup "SerDes;Serializer/Deserializer"
|
|
(
|
|
menuitem "SerDes Registers" "per , ""SerDes (Serializer/Deserializer),SerDes Registers"""
|
|
; menuitem "MDIO Registers" "per , ""SerDes (Serializer/Deserializer),MDIO Registers"""
|
|
)
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
menuitem "SPI2" "per , ""SPI (Serial Peripheral Interface),SPI2"""
|
|
menuitem "SPI3" "per , ""SPI (Serial Peripheral Interface),SPI3"""
|
|
)
|
|
menuitem "TMU;Thermal Monitoring Unit" "per , ""TMU (Thermal Monitoring Unit)"""
|
|
popup "TZ;Trust Zone"
|
|
(
|
|
menuitem "TZC400" "per , ""TZ (Trust Zone),TZC400"""
|
|
menuitem "TZPC" "per , ""TZ (Trust Zone),TZPC"""
|
|
)
|
|
popup "USB 3.0;Universal Serial Bus Interface 3.0"
|
|
(
|
|
menuitem "USBC1" "per , ""USB 3.0 (Universal Serial Bus Interface 3.0),USBC1"""
|
|
menuitem "USBC1_PHY_SS" "per , ""USB 3.0 (Universal Serial Bus Interface 3.0),USBC1_PHY_SS"""
|
|
menuitem "USBC2" "per , ""USB 3.0 (Universal Serial Bus Interface 3.0),USBC2"""
|
|
menuitem "USBC2_PHY_SS" "per , ""USB 3.0 (Universal Serial Bus Interface 3.0),USBC2_PHY_SS"""
|
|
)
|
|
popup "QDMA;Queue Direct Memory Access Controller"
|
|
(
|
|
menuitem "Common Registers" "per , ""QDMA (Queue Direct Memory Access Controller),Common Registers"""
|
|
menuitem "Block 0" "per , ""QDMA (Queue Direct Memory Access Controller),Block 0"""
|
|
menuitem "Block 1" "per , ""QDMA (Queue Direct Memory Access Controller),Block 1"""
|
|
menuitem "Block 2" "per , ""QDMA (Queue Direct Memory Access Controller),Block 2"""
|
|
menuitem "Block 3" "per , ""QDMA (Queue Direct Memory Access Controller),Block 3"""
|
|
)
|
|
menuitem "SATA;SATA 3.0" "per , ""SATA (SATA 3.0)"""
|
|
popup "WDOG;Watchdog Timer Unit"
|
|
(
|
|
menuitem "CL1_CORE0" "per , ""WDOG (Watchdog Timer Unit),CL1_CORE0"""
|
|
menuitem "CL1_CORE1" "per , ""WDOG (Watchdog Timer Unit),CL1_CORE1"""
|
|
menuitem "TZWDT" "per , ""WDOG (Watchdog Timer Unit),TZWDT"""
|
|
)
|
|
menuitem "SEC;Security" "per , ""SEC (Security)"""
|
|
)
|
|
)
|