362 lines
11 KiB
Plaintext
362 lines
11 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: IMM100 Specific Menu
|
|
; @Props: Released
|
|
; @Author: NEJ
|
|
; @Changelog: 2022-05-11 NEJ
|
|
; @Manufacturer: INFINEON - Infineon Technologies AG
|
|
; @Core: Cortex-M0
|
|
; @Chip: IMM100A
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menimm100.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M0)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M0),System Control"""
|
|
menuitem "[:chip]Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M0),Nested Vectored Interrupt Controller (NVIC)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M0),Debug,Core Debug"""
|
|
menuitem "[:chip]BPU;Breakpoint Unit" "per , ""Core Registers (Cortex-M0),Debug,Breakpoint Unit (BPU)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M0),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "CAN (Controller Area Networks)"
|
|
(
|
|
menuitem "CAN" "per , ""CAN (Controller Area Networks),CAN"""
|
|
menuitem "CAN_MO" "per , ""CAN (Controller Area Networks),CAN_MO"""
|
|
menuitem "CAN_NODE0" "per , ""CAN (Controller Area Networks),CAN_NODE0"""
|
|
menuitem "CAN_NODE1" "per , ""CAN (Controller Area Networks),CAN_NODE1"""
|
|
)
|
|
popup "CCU (Capture Compare Unit 4 - Unit 0)"
|
|
(
|
|
menuitem "CCU40" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU40"""
|
|
menuitem "CCU40 CC40" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU40 CC40"""
|
|
menuitem "CCU40 CC41" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU40 CC41"""
|
|
menuitem "CCU40 CC42" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU40 CC42"""
|
|
menuitem "CCU40 CC43" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU40 CC43"""
|
|
menuitem "CCU41" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU41"""
|
|
menuitem "CCU41 CC40" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU41 CC40"""
|
|
menuitem "CCU41 CC41" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU41 CC41"""
|
|
menuitem "CCU41 CC42" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU41 CC42"""
|
|
menuitem "CCU41 CC43" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU41 CC43"""
|
|
menuitem "CCU80" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU80"""
|
|
menuitem "CCU80 CC80" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU80 CC80"""
|
|
menuitem "CCU80 CC81" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU80 CC81"""
|
|
menuitem "CCU80 CC82" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU80 CC82"""
|
|
menuitem "CCU80 CC83" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU80 CC83"""
|
|
menuitem "CCU81" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU81"""
|
|
menuitem "CCU81 CC80" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU81 CC80"""
|
|
menuitem "CCU81 CC81" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU81 CC81"""
|
|
menuitem "CCU81 CC82" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU81 CC82"""
|
|
menuitem "CCU81 CC83" "per , ""CCU (Capture Compare Unit 4 - Unit 0),CCU81 CC83"""
|
|
)
|
|
popup "DAC (SD-DAC Unit)"
|
|
(
|
|
menuitem "DAC0" "per , ""DAC (SD-DAC Unit),DAC0"""
|
|
menuitem "DAC0 CH0" "per , ""DAC (SD-DAC Unit),DAC0 CH0"""
|
|
menuitem "DAC0 CH1" "per , ""DAC (SD-DAC Unit),DAC0 CH1"""
|
|
menuitem "DAC0 CH2" "per , ""DAC (SD-DAC Unit),DAC0 CH2"""
|
|
menuitem "DAC0 CH3" "per , ""DAC (SD-DAC Unit),DAC0 CH3"""
|
|
menuitem "DAC0 CH4" "per , ""DAC (SD-DAC Unit),DAC0 CH4"""
|
|
menuitem "DAC0 CH5" "per , ""DAC (SD-DAC Unit),DAC0 CH5"""
|
|
menuitem "DAC0 CH6" "per , ""DAC (SD-DAC Unit),DAC0 CH6"""
|
|
menuitem "DAC0 CH7" "per , ""DAC (SD-DAC Unit),DAC0 CH7"""
|
|
menuitem "DAC0 CH8" "per , ""DAC (SD-DAC Unit),DAC0 CH8"""
|
|
)
|
|
popup "ERU (Event Request Unit)"
|
|
(
|
|
menuitem "ERU0" "per , ""ERU (Event Request Unit),ERU0"""
|
|
menuitem "ERU1" "per , ""ERU (Event Request Unit),ERU1"""
|
|
)
|
|
menuitem "IMOTION" "per , ""IMOTION (iMOTION HAL Data)"""
|
|
menuitem "MCE" "per , ""MCE (Motion Control Engine)"""
|
|
menuitem "NVM" "per , ""NVM (Non Volatile Memory)"""
|
|
menuitem "PAU" "per , ""PAU (Peripheral Access Unit)"""
|
|
popup "PORTS"
|
|
(
|
|
menuitem "PORT0" "per , ""PORTS,PORT0"""
|
|
menuitem "PORT1" "per , ""PORTS,PORT1"""
|
|
menuitem "PORT2" "per , ""PORTS,PORT2"""
|
|
menuitem "PORT3" "per , ""PORTS,PORT3"""
|
|
menuitem "PORT4" "per , ""PORTS,PORT4"""
|
|
)
|
|
popup "POSIF (Position Interface)"
|
|
(
|
|
menuitem "POSIF0" "per , ""POSIF (Position Interface),POSIF0"""
|
|
menuitem "POSIF1" "per , ""POSIF (Position Interface),POSIF1"""
|
|
)
|
|
menuitem "PPB" "per , ""PPB (Cortex-M0 Private Peripheral Block)"""
|
|
menuitem "PRNG" "per , ""PRNG (Pseudo Random Number Generator)"""
|
|
menuitem "RTC" "per , ""RTC (Real-time Counter)"""
|
|
popup "SCU (System Control Unit)"
|
|
(
|
|
menuitem "ANALOG" "per , ""SCU (System Control Unit),ANALOG"""
|
|
menuitem "CLK" "per , ""SCU (System Control Unit),CLK"""
|
|
menuitem "COMPARATOR" "per , ""SCU (System Control Unit),COMPARATOR"""
|
|
menuitem "GENERAL" "per , ""SCU (System Control Unit),GENERAL"""
|
|
menuitem "INTERRUPT" "per , ""SCU (System Control Unit),INTERRUPT"""
|
|
menuitem "POWER" "per , ""SCU (System Control Unit),POWER"""
|
|
menuitem "RESET" "per , ""SCU (System Control Unit),RESET"""
|
|
)
|
|
menuitem "SHS0" "per , ""SHS0 (Sample and Hold ADC Sequencer)"""
|
|
popup "USIC (Universal Serial Interface Controller)"
|
|
(
|
|
menuitem "USIC0" "per , ""USIC (Universal Serial Interface Controller),USIC0"""
|
|
menuitem "USIC0 CH0" "per , ""USIC (Universal Serial Interface Controller),USIC0 CH0"""
|
|
menuitem "USIC0 CH1" "per , ""USIC (Universal Serial Interface Controller),USIC0 CH1"""
|
|
menuitem "USIC1" "per , ""USIC (Universal Serial Interface Controller),USIC1"""
|
|
menuitem "USIC1 CH0" "per , ""USIC (Universal Serial Interface Controller),USIC1 CH0"""
|
|
menuitem "USIC1 CH1" "per , ""USIC (Universal Serial Interface Controller),USIC1 CH1"""
|
|
)
|
|
popup "VADC (Analog to Digital Converter)"
|
|
(
|
|
menuitem "VADC" "per , ""VADC (Analog to Digital Converter),VADC"""
|
|
menuitem "VADC G0" "per , ""VADC (Analog to Digital Converter),VADC G0"""
|
|
menuitem "VADC G1" "per , ""VADC (Analog to Digital Converter),VADC G1"""
|
|
)
|
|
menuitem "WDT" "per , ""WDT (Watchdog Timer Unit)"""
|
|
)
|
|
)
|