woody/Gen4_R-Car_Trace32
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
d411edd9b47003e0a9ef98de9aef8259ddea419d
Gen4_R-Car_Trace32/2_Trunk/demo/arm/flash/lpc18xx.cmm
woody d411edd9b4 add Trace32 File
2025-10-14 09:52:32 +09:00

240 lines
8.1 KiB
Plaintext
Raw Blame History

; --------------------------------------------------------------------------------
; @Title: Example for flash declaration of NXP LPC18xx Cortex-M3 internal flash.
;
; @Description:
; Script arguments:
;
; DO lpc18xx [PREPAREONLY] [CPU=<cpu>]
;
; PREPAREONLY only declares flash but does not execute flash programming
;
; CPU=<cpu> selects CPU derivative <cpu>
;
; Example:
;
; DO ~~/demo/arm/flash/lpc18xx CPU=LPC1857 PREPAREONLY
;
; List of LPC18xx derivatives and their configuration:
;
; CPU-Type Flash A Flash B EEProm local SRAM
; [kB] [kB] [kB] [kB]
; --------------------------------------------------------------------------------
; LPC1810 - - - 64.
; LPC1812 512. - - 32.
; LPC1813 256. 256. - 32.
; LPC1815 384. 384. - 32.
; LPC1817 512. 512. - 32.
; LPC1820 - - - 96.
; LPC1822 512. - - 32.
; LPC1823 256. 256. - 32.
; LPC1825 384. 384. - 32.
; LPC1827 512. 512. - 32.
; LPC1830 - - - 96.
; LPC1833 256. 256. 16. 32.
; LPC1837 512. 512. 16. 32.
; LPC1850 - - - 96.
; LPC1853 256. 256. 16. 32.
; LPC1857 512. 512. 16. 32.
;
; Memories:
;
; 256/384/512 kB Flash bank A is located at 0x1A000000
; 256/384/512 kB Flash bank B is located at 0x1B000000
; 0/16 kB EEPROM is located at 0x20040000
; 32/40/96 kB local SRAM is located at 0x10000000
; 40 kB local SRAM is located at 0x10080000
; 16/32 kB AHB SRAM is located at 0x20000000
; 0/16 kB AHB SRAM is located at 0x20008000
; 16 kB AHB ETB SRAM is located at 0x2000C000
; 64 kB ROM is located at 0x10400000
;
; Code Read Protection (CRP):
;
; CRP is invoked by programming a specific pattern in flash bank A or B
; at offset 0x000002FC.
;
; Name Pattern Description
; --------------------------------------------------------------------------------
; NO_ISP 0x4E697370 Disables ISP request using the P2_7 pin.
; CRP1 0x12345678 Access to chip via the JTAG pins is disabled. This mode
; allows partial flash update using the following ISP
; commands and restrictions:
; * Read Memory command: disabled.
; * Copy RAM to Flash command: cannot write to Sector 0.
; * Go command: disabled.
; * Erase sectors command: can erase any individual sector
; except sector 0 only, or can erase all sectors at once.
; * Compare command: disabled. This mode is useful when CRP
; is required and flash field updates are needed but all
; sectors can not be erased. The compare command is
; disabled, so in the case of partial flash updates the
; secondary loader should implement a checksum mechanism
; to verify the integrity of the flash.
; * Activate flash bank not allowed.
; CRP2 0x87654321 This is similar to CRP1 with the following additions:
; * Write to RAM command: disabled.
; * Copy RAM to Flash: disabled.
; * Erase command: only allows erase of all sectors.
; CRP3 0x43218765 This is similar to CRP2, but ISP entry by pulling P2_7
; LOW is disabled if a valid user code is present in flash
; sector 0. This mode effectively disables ISP override
; using the P2_7 pin. It is up to the user's application
; to provide for flash updates by using IAP calls or
; by invoking ISP.
; CAUTION: If CRP3 is selected, no future factory testing
; can be performed on the device.
;
; Flash programming commands use 32 bytes of space in the top portion of the
; on-chip RAM (local SRAM at 0x10080000--0x10089FFFF) for execution.
;
; HINTS:
;
; Flash clock has to match System Clock Frequency (M3_CLK).
; FLASH.CLocK.AUTO can be used for automatic flash clock measurement.
;
; Boot flash cannot be programmed or erased with builtin flash
; algorithm.
;
; Data has to be loaded into flash aligned to page boundaries.
;
; Vector table checksum generation is done by script, so that it
; can be used or switched off, as needed.
;
; @Author: WRD
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
; @Chip: LPC18*
; --------------------------------------------------------------------------------
; $Rev: 12049 $
; $Id: lpc18xx.cmm 12049 2023-04-20 12:32:16Z bschroefel $
LOCAL &parameters &param_prepareonly
ENTRY %LINE &parameters
&param_prepareonly=(STRing.SCAN(STRing.UPpeR("&parameters"),"PREPAREONLY",0)!=-1)
LOCAL &param_cpu
&param_cpu=STRing.SCANAndExtract(STRing.UPpeR("&parameters"),"CPU=","")
; ------------------------------------------------------------------------------
; Setup CPU
IF SYStem.MODE()<5
(
SYStem.RESet
IF "&param_cpu"!=""
SYStem.CPU &param_cpu
IF !CPUIS(LPC18*)
SYStem.CPU LPC18*
SYStem.CONFIG.DEBUGPORTTYPE JTAG
SYStem.CONFIG.CONNECTOR MIPI20T
SYStem.Option.ResBreak OFF
SYStem.Up
)
; ------------------------------------------------------------------------------
; Flash declaration
FLASH.RESet
GOSUB FlashDeclaration
LOCAL &FlashSize
ENTRY &FlashSize
IF &FlashSize==0x0
ENDDO NOFLASH
; Flash script ends here if called with parameter PREPAREONLY
IF &param_prepareonly
ENDDO PREPAREDONE
; ------------------------------------------------------------------------------
; Flash programming example
DIALOG.YESNO "Program flash memory?"
LOCAL &progflash
ENTRY &progflash
IF &progflash
(
; Example for download
FLASH.ReProgram.ALL /Erase
; 1. Download file
Data.LOAD.auto *
; 2. Checksum generation
Data.SUM 0x1A000000--0x1A00001B /Long ; Calculate checksum of all (other) vectors
Data.Set 0x1A00001C %Long -Data.SUM() ; Write the 2's complement in reserved vector's spot
; 3. Flash programming
FLASH.ReProgram.off
; Reset device
SYStem.Down
SYStem.Up
)
ENDDO
; --------------------------------------------------------------------------------
; Flash declaration depending on selected CPU
FlashDeclaration:
LOCAL &FlashASize &FlashBSize
IF CPUIS("LPC18?2")
(
&FlashASize=0x80000
&FlashBSize=0x0
)
ELSE IF CPUIS("LPC18?3")
(
&FlashASize=0x40000
&FlashBSize=0x40000
)
ELSE IF CPUIS("LPC18?5")
(
&FlashASize=0x60000
&FlashBSize=0x60000
)
ELSE IF CPUIS("LPC18?7")
(
&FlashASize=0x80000
&FlashBSize=0x80000
)
ELSE IF CPUIS("LPC18?0")
(
&FlashASize=0x00
&FlashBSize=0x00
)
ELSE
(
PRINT %ERROR "FLASH size of CPU type is unknown"
ENDDO
)
IF &FlashASize>=0x40000
(
FLASH.Create 1. 0x1A000000--0x1A00FFFF 0x2000 TARGET Long
FLASH.Create 1. 0x1A010000--0x1A03FFFF 0x10000 TARGET Long
)
IF &FlashASize>=0x60000
FLASH.Create 1. 0x1A040000--0x1A05FFFF 0x10000 TARGET Long
IF &FlashASize>=0x80000
FLASH.Create 1. 0x1A060000--0x1A07FFFF 0x10000 TARGET Long
IF &FlashBSize>=0x40000
(
FLASH.Create 2. 0x1B000000--0x1B00FFFF 0x2000 TARGET Long
FLASH.Create 2. 0x1B010000--0x1B03FFFF 0x10000 TARGET Long
)
IF &FlashBSize>=0x60000
FLASH.Create 2. 0x1B040000--0x1B05FFFF 0x10000 TARGET Long
IF &FlashBSize>=0x80000
FLASH.Create 2. 0x1B060000--0x1B07FFFF 0x10000 TARGET Long
IF (&FlashASize>0x0)||(&FlashBSize>0x0)
(
FLASH.TARGET 0x10000000 0x10001000 0x2000 ~~/demo/arm/flash/long/lpc1800.bin /STACKSIZE 0x200 /FirmWareRAM 0x10089FE0--0x10089FFF
FLASH.CLocK.AUTO
)
RETURN &FlashASize+&FlashBSize
Reference in New Issue View Git Blame Copy Permalink