511 lines
25 KiB
Plaintext
511 lines
25 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RZG2E Specific Menu
|
|
; @Props: Released
|
|
; @Author: JUS, KOF, PID, DAS
|
|
; @Changelog: 2020-11-12 KOF
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-A53
|
|
; @Chip: R8A774CX
|
|
; @Copyright: (C) 1989-2020 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menrzg2e.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A53)"
|
|
(
|
|
menuitem "[:chip]ID Registers[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller CPU Interface[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Generic Interrupt Controller CPU Interface"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers[AArch64]" "per , ""Core Registers (Cortex-A53),AArch64,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]ID Registers[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller CPU Interface[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Generic Interrupt Controller CPU Interface"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers[AArch32]" "per , ""Core Registers (Cortex-A53),AArch32,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller (GIC-400)" "per , ""Core Registers (Cortex-A53),Interrupt Controller (GIC-400)"""
|
|
)
|
|
separator
|
|
menuitem "Generic Counter" "per , ""Generic Counter"""
|
|
menuitem "PFC;Pin Function Controller" "per , ""PFC (Pin Function Controller)"""
|
|
popup "GPIO;General-Purpose Input/Output Ports"
|
|
(
|
|
menuitem "Block 0" "per , ""GPIO (General-Purpose Input/Output Ports),Block 0"""
|
|
menuitem "Block 1" "per , ""GPIO (General-Purpose Input/Output Ports),Block 1"""
|
|
menuitem "Block 2" "per , ""GPIO (General-Purpose Input/Output Ports),Block 2"""
|
|
menuitem "Block 3" "per , ""GPIO (General-Purpose Input/Output Ports),Block 3"""
|
|
menuitem "Block 4" "per , ""GPIO (General-Purpose Input/Output Ports),Block 4"""
|
|
menuitem "Block 5" "per , ""GPIO (General-Purpose Input/Output Ports),Block 5"""
|
|
menuitem "Block 6" "per , ""GPIO (General-Purpose Input/Output Ports),Block 6"""
|
|
)
|
|
menuitem "CPG;Clock Pulse Generator" "per , ""CPG (Clock Pulse Generator)"""
|
|
menuitem "MSSR;Module Standby / Software Reset" "per , ""MSSR (Module Standby / Software Reset)"""
|
|
popup "APMU;Advanced Power Management Unit for AP-System Core"
|
|
(
|
|
menuitem "Cortex-A53" "per , ""APMU (Advanced Power Management Unit for AP-System Core),Cortex-A53"""
|
|
)
|
|
menuitem "SYSC;System Controller" "per , ""SYSC (System Controller)"""
|
|
menuitem "THS;Thermal Sensor" "per , ""THS (Thermal Sensor)"""
|
|
menuitem "RST;Reset" "per , ""RST (Reset)"""
|
|
popup "INTC;Interrupt Controller"
|
|
(
|
|
menuitem "INTC-EX" "per , ""INTC (Interrupt Controller),INTC-EX"""
|
|
)
|
|
menuitem "AXIB;AXI-Bus" "per , ""AXIB (AXI-Bus)"""
|
|
popup "IPMMU;Memory Management Unit"
|
|
(
|
|
menuitem "IPMMU-VI0" "per , ""IPMMU (Memory Management Unit),IPMMU-VI0"""
|
|
menuitem "IPMMU-VP0" "per , ""IPMMU (Memory Management Unit),IPMMU-VP0"""
|
|
menuitem "IPMMU-VC0" "per , ""IPMMU (Memory Management Unit),IPMMU-VC0"""
|
|
menuitem "IPMMU-PV0" "per , ""IPMMU (Memory Management Unit),IPMMU-PV0"""
|
|
menuitem "IPMMU-HC" "per , ""IPMMU (Memory Management Unit),IPMMU-HC"""
|
|
menuitem "IPMMU-MP" "per , ""IPMMU (Memory Management Unit),IPMMU-MP"""
|
|
menuitem "IPMMU-DS0" "per , ""IPMMU (Memory Management Unit),IPMMU-DS0"""
|
|
menuitem "IPMMU-DS1" "per , ""IPMMU (Memory Management Unit),IPMMU-DS1"""
|
|
menuitem "IPMMU-MM" "per , ""IPMMU (Memory Management Unit),IPMMU-MM"""
|
|
)
|
|
menuitem "SYS-DMAC;Direct Memory Access Controller For System" "per , ""SYS-DMAC (Direct Memory Access Controller For System)"""
|
|
menuitem "LBSC;External Bus Controller for EX-Bus" "per , ""LBSC (External Bus Controller for EX-Bus)"""
|
|
popup "CSI2;Camera Serial Interface 2"
|
|
(
|
|
menuitem "CSI40" "per , ""CSI2 (Camera Serial Interface 2),CSI40"""
|
|
)
|
|
popup "VIN;Video Input Module"
|
|
(
|
|
menuitem "Channel 4" "per , ""VIN (Video Input Module),Channel 4"""
|
|
menuitem "Channel 5" "per , ""VIN (Video Input Module),Channel 5"""
|
|
)
|
|
popup "VSP2;Video Signal Processor"
|
|
(
|
|
menuitem "VSPB" "per , ""VSP2 (Video Signal Processor),VSPB"""
|
|
menuitem "VSPI0" "per , ""VSP2 (Video Signal Processor),VSPI0"""
|
|
menuitem "VSPD0" "per , ""VSP2 (Video Signal Processor),VSPD0"""
|
|
menuitem "VSPD1" "per , ""VSP2 (Video Signal Processor),VSPD1"""
|
|
)
|
|
popup "FDP1;Fine Display Processor"
|
|
(
|
|
menuitem "Channel 0" "per , ""FDP1 (Fine Display Processor),Channel 0"""
|
|
)
|
|
popup "FCP;Frame Compression Processor"
|
|
(
|
|
popup "FCP for VSP"
|
|
(
|
|
menuitem "FCPVI0" "per , ""FCP (Frame Compression Processor),FCP for VSP,FCPVI0"""
|
|
menuitem "FCPVB0" "per , ""FCP (Frame Compression Processor),FCP for VSP,FCPVB0"""
|
|
menuitem "FCPVD0" "per , ""FCP (Frame Compression Processor),FCP for VSP,FCPVD0"""
|
|
menuitem "FCPVD1" "per , ""FCP (Frame Compression Processor),FCP for VSP,FCPVD1"""
|
|
)
|
|
popup "FCP for FDP"
|
|
(
|
|
menuitem "FCPF0" "per , ""FCP (Frame Compression Processor),FCP for FDP,FCPF0"""
|
|
)
|
|
)
|
|
popup "DU;Display Unit"
|
|
(
|
|
menuitem "DU 0" "per , ""DU (Display Unit),DU 0"""
|
|
menuitem "DU 1" "per , ""DU (Display Unit),DU 1"""
|
|
)
|
|
popup "LVDS;LVDS Interface"
|
|
(
|
|
menuitem "Channel 0" "per , ""LVDS (LVDS Interface),Channel 0"""
|
|
menuitem "Channel 1" "per , ""LVDS (LVDS Interface),Channel 1"""
|
|
)
|
|
popup "SSIU;Serial Sound Interface Unit"
|
|
(
|
|
menuitem "SSIU0" "per , ""SSIU (Serial Sound Interface Unit),SSIU0"""
|
|
menuitem "SSIU1" "per , ""SSIU (Serial Sound Interface Unit),SSIU1"""
|
|
menuitem "SSIU2" "per , ""SSIU (Serial Sound Interface Unit),SSIU2"""
|
|
menuitem "SSIU3" "per , ""SSIU (Serial Sound Interface Unit),SSIU3"""
|
|
menuitem "SSIU4" "per , ""SSIU (Serial Sound Interface Unit),SSIU4"""
|
|
menuitem "SSIU5" "per , ""SSIU (Serial Sound Interface Unit),SSIU5"""
|
|
menuitem "SSIU6" "per , ""SSIU (Serial Sound Interface Unit),SSIU6"""
|
|
menuitem "SSIU7" "per , ""SSIU (Serial Sound Interface Unit),SSIU7"""
|
|
menuitem "SSIU8" "per , ""SSIU (Serial Sound Interface Unit),SSIU8"""
|
|
menuitem "SSIU9" "per , ""SSIU (Serial Sound Interface Unit),SSIU9"""
|
|
menuitem "Other Registers" "per , ""SSIU (Serial Sound Interface Unit),Other Registers"""
|
|
)
|
|
popup "SSI;Serial Sound Interface"
|
|
(
|
|
menuitem "Module 0" "per , ""SSI (Serial Sound Interface),Module 0"""
|
|
menuitem "Module 1" "per , ""SSI (Serial Sound Interface),Module 1"""
|
|
menuitem "Module 2" "per , ""SSI (Serial Sound Interface),Module 2"""
|
|
menuitem "Module 3" "per , ""SSI (Serial Sound Interface),Module 3"""
|
|
menuitem "Module 4" "per , ""SSI (Serial Sound Interface),Module 4"""
|
|
menuitem "Module 5" "per , ""SSI (Serial Sound Interface),Module 5"""
|
|
menuitem "Module 6" "per , ""SSI (Serial Sound Interface),Module 6"""
|
|
menuitem "Module 7" "per , ""SSI (Serial Sound Interface),Module 7"""
|
|
menuitem "Module 8" "per , ""SSI (Serial Sound Interface),Module 8"""
|
|
menuitem "Module 9" "per , ""SSI (Serial Sound Interface),Module 9"""
|
|
)
|
|
menuitem "ADG;Audio Clock Generator" "per , ""ADG (Audio Clock Generator)"""
|
|
menuitem "SCU;Sampling Rate Converter Unit" "per , ""SCU (Sampling Rate Converter Unit)"""
|
|
popup "Audio-DMAC;Direct Memory Access Controller for Audio"
|
|
(
|
|
menuitem "Low channels" "per , ""Audio-DMAC (Direct Memory Access Controller for Audio),Low channels"""
|
|
)
|
|
menuitem "Audio-DMAC-P-P;Audio-DMAC-Peripheral-Peripheral" "per , ""Audio-DMAC-P-P (Audio-DMAC-Peripheral-Peripheral)"""
|
|
menuitem "EthernetAVB-IF" "per , ""EthernetAVB-IF"""
|
|
popup "CAN;Controller Area Network"
|
|
(
|
|
menuitem "CAN0" "per , ""CAN (Controller Area Network),CAN0"""
|
|
menuitem "CAN1" "per , ""CAN (Controller Area Network),CAN1"""
|
|
)
|
|
menuitem "CAN-FD;CANFD Interface" "per , ""CAN-FD (CANFD Interface)"""
|
|
popup "PCIE;PCIE Controller"
|
|
(
|
|
menuitem "PCIE_0" "per , ""PCIE (PCIE Controller),PCIE_0"""
|
|
menuitem "PCIE_1" "per , ""PCIE (PCIE Controller),PCIE_1"""
|
|
)
|
|
popup "SCIF;Serial Communication Interface With FIFO"
|
|
(
|
|
menuitem "SCIF_0" "per , ""SCIF (Serial Communication Interface With FIFO),SCIF_0"""
|
|
menuitem "SCIF_1" "per , ""SCIF (Serial Communication Interface With FIFO),SCIF_1"""
|
|
menuitem "SCIF_2" "per , ""SCIF (Serial Communication Interface With FIFO),SCIF_2"""
|
|
menuitem "SCIF_3" "per , ""SCIF (Serial Communication Interface With FIFO),SCIF_3"""
|
|
menuitem "SCIF_4" "per , ""SCIF (Serial Communication Interface With FIFO),SCIF_4"""
|
|
menuitem "SCIF_5" "per , ""SCIF (Serial Communication Interface With FIFO),SCIF_5"""
|
|
)
|
|
popup "HSCIF;High Speed Serial Communication Interface with FIFO"
|
|
(
|
|
menuitem "Channel 0" "per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 0"""
|
|
menuitem "Channel 1" "per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 1"""
|
|
menuitem "Channel 2" "per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 2"""
|
|
menuitem "Channel 3" "per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 3"""
|
|
menuitem "Channel 4" "per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 4"""
|
|
)
|
|
popup "I2C;I2C Bus Interface"
|
|
(
|
|
menuitem "I2C_0" "per , ""I2C (I2C Bus Interface),I2C_0"""
|
|
menuitem "I2C_1" "per , ""I2C (I2C Bus Interface),I2C_1"""
|
|
menuitem "I2C_2" "per , ""I2C (I2C Bus Interface),I2C_2"""
|
|
menuitem "I2C_3" "per , ""I2C (I2C Bus Interface),I2C_3"""
|
|
menuitem "I2C_4" "per , ""I2C (I2C Bus Interface),I2C_4"""
|
|
menuitem "I2C_5" "per , ""I2C (I2C Bus Interface),I2C_5"""
|
|
menuitem "I2C_6" "per , ""I2C (I2C Bus Interface),I2C_6"""
|
|
menuitem "I2C_7" "per , ""I2C (I2C Bus Interface),I2C_7"""
|
|
)
|
|
menuitem "I2CP;I2C Bus Interface For PMIC" "per , ""I2CP (I2C Bus Interface For PMIC)"""
|
|
popup "MSIOF;Clock-Synchronized Serial Interface with FIFO"
|
|
(
|
|
menuitem "MSIOF_0" "per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF_0"""
|
|
menuitem "MSIOF_1" "per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF_1"""
|
|
menuitem "MSIOF_2" "per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF_2"""
|
|
menuitem "MSIOF_3" "per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF_3"""
|
|
)
|
|
popup "PWM Timer"
|
|
(
|
|
menuitem "Channel 0" "per , ""PWM Timer,Channel 0"""
|
|
menuitem "Channel 1" "per , ""PWM Timer,Channel 1"""
|
|
menuitem "Channel 2" "per , ""PWM Timer,Channel 2"""
|
|
menuitem "Channel 3" "per , ""PWM Timer,Channel 3"""
|
|
menuitem "Channel 4" "per , ""PWM Timer,Channel 4"""
|
|
menuitem "Channel 5" "per , ""PWM Timer,Channel 5"""
|
|
menuitem "Channel 6" "per , ""PWM Timer,Channel 6"""
|
|
)
|
|
menuitem "RPC;SPI Multi I/O Bus Controller" "per , ""RPC (SPI Multi I/O Bus Controller)"""
|
|
menuitem "R-NANDC;rawNAND Controller" "per , ""R-NANDC (rawNAND Controller)"""
|
|
popup "USB2.0 Host;EHCI/OHCI"
|
|
(
|
|
menuitem "Channel 0" "per , ""USB2.0 Host (EHCI/OHCI),Channel 0"""
|
|
)
|
|
popup "HS-USB;USB High-Speed Module"
|
|
(
|
|
menuitem "Channel 0" "per , ""HS-USB (USB High-Speed Module),Channel 0"""
|
|
)
|
|
popup "USB-DMAC;USB High-Speed DMAC"
|
|
(
|
|
menuitem "USB-DMAC0" "per , ""USB-DMAC (USB High-Speed DMAC),USB-DMAC0"""
|
|
menuitem "USB-DMAC1" "per , ""USB-DMAC (USB High-Speed DMAC),USB-DMAC1"""
|
|
menuitem "DDM;Descriptor DMAC" "per , ""USB-DMAC (USB High-Speed DMAC),DDM (Descriptor DMAC)"""
|
|
)
|
|
popup "USB3.0;USB3.0 Host Controller"
|
|
(
|
|
menuitem "Host" "per , ""USB3.0 (USB3.0 Host Controller),Host"""
|
|
menuitem "Peripheral" "per , ""USB3.0 (USB3.0 Host Controller),Peripheral"""
|
|
)
|
|
menuitem "RWDT;RCLK Watchdog Timer" "per , ""RWDT (RCLK Watchdog Timer)"""
|
|
menuitem "SWDT;System Watchdog Timer" "per , ""SWDT (System Watchdog Timer)"""
|
|
menuitem "TPU;16-bit Timer Pulse Unit" "per , ""TPU (16-bit Timer Pulse Unit)"""
|
|
menuitem "CMT0;Compare Match Timer Type0" "per , ""CMT0 (Compare Match Timer Type0)"""
|
|
popup "CMT1;Compare Match Timer Type1"
|
|
(
|
|
menuitem "CMT 1" "per , ""CMT1 (Compare Match Timer Type1),CMT 1"""
|
|
menuitem "CMT 2" "per , ""CMT1 (Compare Match Timer Type1),CMT 2"""
|
|
menuitem "CMT 3" "per , ""CMT1 (Compare Match Timer Type1),CMT 3"""
|
|
)
|
|
popup "TMU;Timer Unit"
|
|
(
|
|
menuitem "Common Channel 0..2" "per , ""TMU (Timer Unit),Common Channel 0..2"""
|
|
menuitem "Common Channel 3..5" "per , ""TMU (Timer Unit),Common Channel 3..5"""
|
|
menuitem "Common Channel 6..8" "per , ""TMU (Timer Unit),Common Channel 6..8"""
|
|
menuitem "Common Channel 9..11" "per , ""TMU (Timer Unit),Common Channel 9..11"""
|
|
menuitem "Common Channel 12..14" "per , ""TMU (Timer Unit),Common Channel 12..14"""
|
|
)
|
|
menuitem "SCMT;System Timer" "per , ""SCMT (System Timer)"""
|
|
menuitem "SUCMT;System Up-Time Clock" "per , ""SUCMT (System Up-Time Clock)"""
|
|
popup "DBG;Debug And Trace"
|
|
(
|
|
menuitem "CSreg Registers" "per , ""DBG (Debug And Trace),CSreg Registers"""
|
|
menuitem "TDBG Registers" "per , ""DBG (Debug And Trace),TDBG Registers"""
|
|
)
|
|
menuitem "PRR;Product Register" "per , ""PRR (Product Register)"""
|
|
)
|
|
)
|