435 lines
14 KiB
Plaintext
435 lines
14 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: IMXRT1050 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BCA
|
|
; @Changelog: 2017-11-02 BCA
|
|
; 2019-01-28 TRJ
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-M7F
|
|
; @Chip: IMXRT1051, IMXRT1052
|
|
; @Copyright: (C) 1989-2019 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menimxrt1050.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M7F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M7F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M7F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M7F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M7F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M7F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M7F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M7F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "Analog Comparator (ACMP)"
|
|
(
|
|
menuitem "CMP1" "per , ""Analog Comparator (ACMP),CMP1"""
|
|
menuitem "CMP2" "per , ""Analog Comparator (ACMP),CMP2"""
|
|
menuitem "CMP3" "per , ""Analog Comparator (ACMP),CMP3"""
|
|
menuitem "CMP4" "per , ""Analog Comparator (ACMP),CMP4"""
|
|
)
|
|
popup "Analog-to-Digital Converter (ADC)"
|
|
(
|
|
menuitem "ADC1" "per , ""Analog-to-Digital Converter (ADC),ADC1"""
|
|
menuitem "ADC2" "per , ""Analog-to-Digital Converter (ADC),ADC2"""
|
|
)
|
|
menuitem "ADC_ETC" "per , ""ADC External Trigger Control (ADC_ETC)"""
|
|
popup "AHB to IP Bridge (AIPSTZ)"
|
|
(
|
|
menuitem "AIPSTZ1" "per , ""AHB to IP Bridge (AIPSTZ),AIPSTZ1"""
|
|
menuitem "AIPSTZ2" "per , ""AHB to IP Bridge (AIPSTZ),AIPSTZ2"""
|
|
menuitem "AIPSTZ3" "per , ""AHB to IP Bridge (AIPSTZ),AIPSTZ3"""
|
|
menuitem "AIPSTZ4" "per , ""AHB to IP Bridge (AIPSTZ),AIPSTZ4"""
|
|
)
|
|
popup "And-Or-Inverter (AOI)"
|
|
(
|
|
menuitem "AOI1" "per , ""And-Or-Inverter (AOI),AOI1"""
|
|
menuitem "AOI2" "per , ""And-Or-Inverter (AOI),AOI2"""
|
|
)
|
|
menuitem "CCM" "per , ""Clock Controller Module (CCM)"""
|
|
menuitem "CSI" "per , ""CMOS Sensor Interface (CSI)"""
|
|
menuitem "DCDC" "per , ""DCDC Converter (DCDC)"""
|
|
menuitem "DMAMUX" "per , ""Direct Memory Access Multiplexer (DMAMUX)"""
|
|
menuitem "eDMA" "per , ""Enhanced Direct Memory Access (eDMA)"""
|
|
popup "Quadrature Decoder"
|
|
(
|
|
menuitem "ENC1" "per , ""Quadrature Decoder,ENC1"""
|
|
menuitem "ENC2" "per , ""Quadrature Decoder,ENC2"""
|
|
menuitem "ENC3" "per , ""Quadrature Decoder,ENC3"""
|
|
menuitem "ENC4" "per , ""Quadrature Decoder,ENC4"""
|
|
)
|
|
menuitem "ENET" "per , ""10/100-Mbps Ethernet MAC (ENET)"""
|
|
menuitem "EWM" "per , ""External Watchdog Monitor (EWM)"""
|
|
popup "Flexible Controller Area Network (FLEXCAN)"
|
|
(
|
|
menuitem "CAN1" "per , ""Flexible Controller Area Network (FLEXCAN),CAN1"""
|
|
menuitem "CAN2" "per , ""Flexible Controller Area Network (FLEXCAN),CAN2"""
|
|
)
|
|
popup "Flexible I/O (FlexIO)"
|
|
(
|
|
menuitem "FlexIO 1" "per , ""Flexible I/O (FlexIO),FlexIO 1"""
|
|
menuitem "FlexIO 2" "per , ""Flexible I/O (FlexIO),FlexIO 2"""
|
|
)
|
|
popup "FlexPWM"
|
|
(
|
|
menuitem "FLEXPWM1" "per , ""FlexPWM,FLEXPWM1"""
|
|
menuitem "FLEXPWM2" "per , ""FlexPWM,FLEXPWM2"""
|
|
menuitem "FLEXPWM3" "per , ""FlexPWM,FLEXPWM3"""
|
|
menuitem "FLEXPWM4" "per , ""FlexPWM,FLEXPWM4"""
|
|
)
|
|
menuitem "FlexRAM" "per , ""FlexRAM"""
|
|
menuitem "FLEXSPI" "per , ""FlexSPI Controller (FLEXSPI)"""
|
|
menuitem "GPC" "per , ""General Power Controller (GPC)"""
|
|
popup "General Purpose Input/Output (GPIO)"
|
|
(
|
|
menuitem "GPIO1" "per , ""General Purpose Input/Output (GPIO),GPIO1"""
|
|
menuitem "GPIO2" "per , ""General Purpose Input/Output (GPIO),GPIO2"""
|
|
menuitem "GPIO3" "per , ""General Purpose Input/Output (GPIO),GPIO3"""
|
|
menuitem "GPIO4" "per , ""General Purpose Input/Output (GPIO),GPIO4"""
|
|
menuitem "GPIO5" "per , ""General Purpose Input/Output (GPIO),GPIO5"""
|
|
)
|
|
popup "General Purpose Timer (GPT)"
|
|
(
|
|
menuitem "GPT1" "per , ""General Purpose Timer (GPT),GPT1"""
|
|
menuitem "GPT2" "per , ""General Purpose Timer (GPT),GPT2"""
|
|
)
|
|
popup "IOMUX Controller (IOMUXC)"
|
|
(
|
|
menuitem "IOMUXC_GPR" "per , ""IOMUX Controller (IOMUXC),IOMUXC_GPR"""
|
|
menuitem "IOMUXC_SNVS" "per , ""IOMUX Controller (IOMUXC),IOMUXC_SNVS"""
|
|
menuitem "IOMUXC_SNVS_GPR" "per , ""IOMUX Controller (IOMUXC),IOMUXC_SNVS_GPR"""
|
|
menuitem "IOMUXC" "per , ""IOMUX Controller (IOMUXC),IOMUXC"""
|
|
)
|
|
menuitem "KPP" "per , ""Keypad Port (KPP)"""
|
|
if (cpu()=="IMXRT1052")
|
|
(
|
|
menuitem "eLCDIF" "per , ""Enhanced LCD Interface (eLCDIF)"""
|
|
)
|
|
popup "LPI2C"
|
|
(
|
|
menuitem "LPI2C 1" "per , ""Low Power Inter-Integrated Circuit (LPI2C),LPI2C 1"""
|
|
menuitem "LPI2C 2" "per , ""Low Power Inter-Integrated Circuit (LPI2C),LPI2C 2"""
|
|
menuitem "LPI2C 3" "per , ""Low Power Inter-Integrated Circuit (LPI2C),LPI2C 3"""
|
|
menuitem "LPI2C 4" "per , ""Low Power Inter-Integrated Circuit (LPI2C),LPI2C 4"""
|
|
)
|
|
popup "LPSPI"
|
|
(
|
|
menuitem "LPSPI 1" "per , ""Low Power Serial Peripheral Interface (LPSPI),LPSPI 1"""
|
|
menuitem "LPSPI 2" "per , ""Low Power Serial Peripheral Interface (LPSPI),LPSPI 2"""
|
|
menuitem "LPSPI 3" "per , ""Low Power Serial Peripheral Interface (LPSPI),LPSPI 3"""
|
|
menuitem "LPSPI 4" "per , ""Low Power Serial Peripheral Interface (LPSPI),LPSPI 4"""
|
|
)
|
|
popup "Low Power Universal Asynchronous Receiver/Transmitter (LPUART)"
|
|
(
|
|
menuitem "LPUART1" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART1"""
|
|
menuitem "LPUART2" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART2"""
|
|
menuitem "LPUART3" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART3"""
|
|
menuitem "LPUART4" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART4"""
|
|
menuitem "LPUART5" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART5"""
|
|
menuitem "LPUART6" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART6"""
|
|
menuitem "LPUART7" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART7"""
|
|
menuitem "LPUART8" "per , ""Low Power Universal Asynchronous Receiver/Transmitter (LPUART),LPUART8"""
|
|
)
|
|
menuitem "OCOTP_CTRL" "per , ""On-Chip OTP Controller (OCOTP_CTRL)"""
|
|
menuitem "PIT" "per , ""Periodic Interrupt Timer (PIT)"""
|
|
menuitem "PMU" "per , ""Power Management Unit (PMU)"""
|
|
if (cpu()=="IMXRT1052")
|
|
(
|
|
menuitem "PXP" "per , ""Pixel Pipeline (PXP)"""
|
|
)
|
|
popup "Quad Timer (TMR)"
|
|
(
|
|
menuitem "TMR1" "per , ""Quad Timer (TMR),TMR1"""
|
|
menuitem "TMR2" "per , ""Quad Timer (TMR),TMR2"""
|
|
menuitem "TMR3" "per , ""Quad Timer (TMR),TMR3"""
|
|
menuitem "TMR4" "per , ""Quad Timer (TMR),TMR4"""
|
|
)
|
|
popup "SAI"
|
|
(
|
|
menuitem "SAI1" "per , ""Synchronous Audio Interface (SAI),SAI1"""
|
|
menuitem "SAI2" "per , ""Synchronous Audio Interface (SAI),SAI2"""
|
|
menuitem "SAI3" "per , ""Synchronous Audio Interface (SAI),SAI3"""
|
|
)
|
|
popup "ROMC"
|
|
(
|
|
menuitem "ROMC - AIPS2" "per , ""ROM Controller with Patch (ROMC),ROMC - AIPS2"""
|
|
menuitem "ROMC - CM7" "per , ""ROM Controller with Patch (ROMC),ROMC - CM7"""
|
|
)
|
|
menuitem "SEMC" "per , ""Smart External Memory Controller (SEMC)"""
|
|
menuitem "SNVS" "per , ""Secure Non-Volatile Storage (SNVS)"""
|
|
menuitem "SPDIF" "per , ""Sony/Philips Digital Interface (SPDIF)"""
|
|
menuitem "SRC" "per , ""System Reset Controller (SRC)"""
|
|
menuitem "TEMPMON" "per , ""Temperature Monitor (TEMPMON)"""
|
|
menuitem "TSC" "per , ""Touch Screen Controller (TSC)"""
|
|
menuitem "USB" "per , ""Universal Serial Bus Controller (USB)"""
|
|
menuitem "USB-PHY" "per , ""Universal Serial Bus 2.0 Integrated PHY (USB-PHY)"""
|
|
popup "uSDHC"
|
|
(
|
|
menuitem "uSDHC1" "per , ""Ultra Secured Digital Host Controller (uSDHC),uSDHC1"""
|
|
menuitem "uSDHC2" "per , ""Ultra Secured Digital Host Controller (uSDHC),uSDHC2"""
|
|
)
|
|
popup "Watchdog Timer (WDOG)"
|
|
(
|
|
menuitem "WDOG1" "per , ""Watchdog Timer (WDOG),WDOG1"""
|
|
menuitem "WDOG2" "per , ""Watchdog Timer (WDOG),WDOG2"""
|
|
menuitem "RTWDOG" "per , ""Watchdog Timer (WDOG),RTWDOG"""
|
|
)
|
|
popup "XBAR"
|
|
(
|
|
menuitem "XBARA" "per , ""Inter-Peripheral Crossbar (XBAR),XBARA (Inter-Peripheral Crossbar Switch A)"""
|
|
popup "XBARB"
|
|
(
|
|
menuitem "XBARB2" "per , ""Inter-Peripheral Crossbar (XBAR),XBARB (Inter-Peripheral Crossbar Switch B),XBARB2"""
|
|
menuitem "XBARB3" "per , ""Inter-Peripheral Crossbar (XBAR),XBARB (Inter-Peripheral Crossbar Switch B),XBARB3"""
|
|
)
|
|
)
|
|
menuitem "TRNG" "per , ""TRNG"""
|
|
menuitem "XTALOSC" "per , ""Crystal Oscillator (XTALOSC)"""
|
|
menuitem "CSU" "per , ""CSU"""
|
|
)
|
|
)
|