420 lines
14 KiB
Plaintext
420 lines
14 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: IMXRT1020 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BBP, PIJ, MSZ, DAB
|
|
; @Changelog: 2018-10-24 PIJ
|
|
; 2019-01-28 TRJ
|
|
; 2022-01-19 DAB
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Doc: IMXRT1020XEC_Rev_B.pdf (Rev. B, 02/2018)
|
|
; IMXRT1020XEC_Rev_C.pdf (Rev. C, 05/2018)
|
|
; IMX1020RT_RM_Rev_B.pdf (Rev. B, 12/2017)
|
|
; @Core: Cortex-M7F
|
|
; @Chip: IMXRT1021
|
|
; @Copyright: (C) 1989-2019 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menimxrt1020.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M7F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M7F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M7F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M7F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M7F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M7F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M7F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M7F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
popup "CMP"
|
|
(
|
|
menuitem "CMP 1" "per , ""CMP (Comparator),CMP 1"""
|
|
menuitem "CMP 2" "per , ""CMP (Comparator),CMP 2"""
|
|
menuitem "CMP 3" "per , ""CMP (Comparator),CMP 3"""
|
|
menuitem "CMP 4" "per , ""CMP (Comparator),CMP 4"""
|
|
)
|
|
popup "ADC"
|
|
(
|
|
menuitem "ADC 1" "per , ""ADC (Analog-to-Digital Converter),ADC 1"""
|
|
menuitem "ADC 2" "per , ""ADC (Analog-to-Digital Converter),ADC 2"""
|
|
)
|
|
menuitem "ADC_ETC" "per , ""ADC_ETC (ADC External Trigger Control)"""
|
|
popup "AIPSTZ"
|
|
(
|
|
menuitem "AIPSTZ 1" "per , ""AIPSTZ (AHB to IP Bridge),AIPSTZ 1"""
|
|
menuitem "AIPSTZ 2" "per , ""AIPSTZ (AHB to IP Bridge),AIPSTZ 2"""
|
|
menuitem "AIPSTZ 3" "per , ""AIPSTZ (AHB to IP Bridge),AIPSTZ 3"""
|
|
menuitem "AIPSTZ 4" "per , ""AIPSTZ (AHB to IP Bridge),AIPSTZ 4"""
|
|
)
|
|
menuitem "AOI" "per , ""AOI (And-Or-Inverter)"""
|
|
popup "CCM"
|
|
(
|
|
menuitem "CCM" "per , ""CCM (Clock Controller Module),CCM"""
|
|
menuitem "CCM ANALOG" "per , ""CCM (Clock Controller Module),CCM ANALOG"""
|
|
)
|
|
menuitem "DCDC" "per , ""DCDC (DCDC Converter)"""
|
|
menuitem "DMAMUX" "per , ""DMAMUX (Direct Memory Access Multiplexer)"""
|
|
menuitem "eDMA" "per , ""eDMA (Enhanced Direct Memory Access)"""
|
|
popup "ENC"
|
|
(
|
|
menuitem "ENC 1" "per , ""ENC (Quadrature Decoder),ENC 1"""
|
|
menuitem "ENC 2" "per , ""ENC (Quadrature Decoder),ENC 2"""
|
|
)
|
|
menuitem "ENET" "per , ""ENET (10/100-Mbps Ethernet MAC)"""
|
|
menuitem "EWM" "per , ""EWM (External Watchdog Monitor)"""
|
|
popup "FLEXCAN"
|
|
(
|
|
menuitem "FLEXCAN 1" "per , ""FLEXCAN (Flexible Controller Area Network),FLEXCAN 1"""
|
|
menuitem "FLEXCAN 2" "per , ""FLEXCAN (Flexible Controller Area Network),FLEXCAN 2"""
|
|
)
|
|
menuitem "FLEXIO" "per , ""FLEXIO (Flexible I/O)"""
|
|
popup "eFlexPWM"
|
|
(
|
|
menuitem "PWM 1" "per , ""eFlexPWM (Enhanced Flex Pulse Width Modulator),PWM 1"""
|
|
menuitem "PWM 2" "per , ""eFlexPWM (Enhanced Flex Pulse Width Modulator),PWM 2"""
|
|
menuitem "PWM 3" "per , ""eFlexPWM (Enhanced Flex Pulse Width Modulator),PWM 3"""
|
|
menuitem "PWM 4" "per , ""eFlexPWM (Enhanced Flex Pulse Width Modulator),PWM 4"""
|
|
)
|
|
menuitem "FLEXRAM" "per , ""FLEXRAM (FlexRAM)"""
|
|
menuitem "FlexSPI" "per , ""FlexSPI (Flex Serial Peripheral Interface)"""
|
|
menuitem "GPC" "per , ""GPC (General Power Controller)"""
|
|
popup "GPIO"
|
|
(
|
|
menuitem "GPIO 1" "per , ""GPIO (General Purpose Input/Output),GPIO 1"""
|
|
menuitem "GPIO 2" "per , ""GPIO (General Purpose Input/Output),GPIO 2"""
|
|
menuitem "GPIO 3" "per , ""GPIO (General Purpose Input/Output),GPIO 3"""
|
|
menuitem "GPIO 5" "per , ""GPIO (General Purpose Input/Output),GPIO 5"""
|
|
)
|
|
popup "GPT"
|
|
(
|
|
menuitem "GPT 1" "per , ""GPT (General Purpose Timer),GPT 1"""
|
|
menuitem "GPT 2" "per , ""GPT (General Purpose Timer),GPT 2"""
|
|
)
|
|
popup "IOMUXC"
|
|
(
|
|
menuitem "IOMUXC_GPR" "per , ""IOMUXC (IOMUX Controller),IOMUXC_GPR (IOMUXC GPR Memory Map/Register Definition)"""
|
|
menuitem "IOMUXC_SNVS" "per , ""IOMUXC (IOMUX Controller),IOMUXC_SNVS (IOMUXC SNVS Memory Map/Register Definition)"""
|
|
menuitem "IOMUXC_SNVS_GPR" "per , ""IOMUXC (IOMUX Controller),IOMUXC_SNVS_GPR (IOMUXC SNVS GPR Memory Map/Register Definition)"""
|
|
menuitem "IOMUXC" "per , ""IOMUXC (IOMUX Controller),IOMUXC (IOMUX Controller)"""
|
|
)
|
|
menuitem "KPP" "per , ""KPP (Keypad Port)"""
|
|
popup "LPI2C"
|
|
(
|
|
menuitem "LPI2C 1" "per , ""LPI2C (Low Power Inter-Integrated Circuit),LPI2C 1"""
|
|
menuitem "LPI2C 2" "per , ""LPI2C (Low Power Inter-Integrated Circuit),LPI2C 2"""
|
|
menuitem "LPI2C 3" "per , ""LPI2C (Low Power Inter-Integrated Circuit),LPI2C 3"""
|
|
menuitem "LPI2C 4" "per , ""LPI2C (Low Power Inter-Integrated Circuit),LPI2C 4"""
|
|
)
|
|
popup "LPSPI"
|
|
(
|
|
menuitem "LPSPI 1" "per , ""LPSPI (Low Power Serial Peripheral Interface),LPSPI 1"""
|
|
menuitem "LPSPI 2" "per , ""LPSPI (Low Power Serial Peripheral Interface),LPSPI 2"""
|
|
menuitem "LPSPI 3" "per , ""LPSPI (Low Power Serial Peripheral Interface),LPSPI 3"""
|
|
menuitem "LPSPI 4" "per , ""LPSPI (Low Power Serial Peripheral Interface),LPSPI 4"""
|
|
)
|
|
popup "LPUART"
|
|
(
|
|
menuitem "LPUART 1" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 1"""
|
|
menuitem "LPUART 2" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 2"""
|
|
menuitem "LPUART 3" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 3"""
|
|
menuitem "LPUART 4" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 4"""
|
|
menuitem "LPUART 5" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 5"""
|
|
menuitem "LPUART 6" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 6"""
|
|
menuitem "LPUART 7" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 7"""
|
|
menuitem "LPUART 8" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART 8"""
|
|
)
|
|
menuitem "OCOTP" "per , ""OCOTP (On-Chip OTP Controller)"""
|
|
menuitem "PIT" "per , ""PIT (Periodic Interrupt Timer)"""
|
|
menuitem "PMU" "per , ""PMU (Power Management Unit)"""
|
|
popup "TMR"
|
|
(
|
|
menuitem "TMR 1" "per , ""TMR (Quad Timer),TMR 1"""
|
|
menuitem "TMR 2" "per , ""TMR (Quad Timer),TMR 2"""
|
|
)
|
|
popup "SAI"
|
|
(
|
|
menuitem "SAI 1" "per , ""SAI (Synchronous Audio Interface),SAI 1"""
|
|
menuitem "SAI 2" "per , ""SAI (Synchronous Audio Interface),SAI 2"""
|
|
menuitem "SAI 3" "per , ""SAI (Synchronous Audio Interface),SAI 3"""
|
|
)
|
|
menuitem "SEMC" "per , ""SEMC (Smart External Memory Controller)"""
|
|
menuitem "SNVS" "per , ""SNVS (Secure Non-Volatile Storage)"""
|
|
menuitem "SPDIF" "per , ""SPDIF (Sony/Philips Digital Interface)"""
|
|
menuitem "SRC" "per , ""SRC (System Reset Controller)"""
|
|
menuitem "TEMPMON" "per , ""TEMPMON (Temperature Monitor)"""
|
|
popup "USB"
|
|
(
|
|
menuitem "USBNC" "per , ""USB (Universal Serial Bus Controller),USBNC (USB Non-Core)"""
|
|
menuitem "USB" "per , ""USB (Universal Serial Bus Controller),USB (USB Core)"""
|
|
)
|
|
popup "USB-PHY"
|
|
(
|
|
menuitem "USBPHY" "per , ""USB-PHY (Universal Serial Bus 2.0 Integrated PHY),USBPHY"""
|
|
popup "USB_ANALOG"
|
|
(
|
|
menuitem "USB1" "per , ""USB-PHY (Universal Serial Bus 2.0 Integrated PHY),USB_ANALOG,USB1"""
|
|
menuitem "USB2" "per , ""USB-PHY (Universal Serial Bus 2.0 Integrated PHY),USB_ANALOG,USB2"""
|
|
)
|
|
)
|
|
popup "uSDHC"
|
|
(
|
|
menuitem "uSDHC 1" "per , ""uSDHC (Ultra Secured Digital Host Controller),uSDHC 1"""
|
|
menuitem "uSDHC 2" "per , ""uSDHC (Ultra Secured Digital Host Controller),uSDHC 2"""
|
|
)
|
|
popup "WDOG"
|
|
(
|
|
menuitem "WDOG 1" "per , ""WDOG (Watchdog Timer),WDOG 1"""
|
|
menuitem "WDOG 2" "per , ""WDOG (Watchdog Timer),WDOG 2"""
|
|
)
|
|
menuitem "RTWDOG" "per , ""RTWDOG (RT Watchdog timer)"""
|
|
popup "XBAR"
|
|
(
|
|
menuitem "XBARA" "per , ""XBAR (Inter-Peripheral Crossbar Switch),XBARA"""
|
|
menuitem "XBARB" "per , ""XBAR (Inter-Peripheral Crossbar Switch),XBARB"""
|
|
)
|
|
menuitem "XTALOSC" "per , ""XTALOSC (Crystal Oscillator)"""
|
|
)
|
|
)
|