474 lines
16 KiB
Plaintext
474 lines
16 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: GD32W515x Specific Menu
|
|
; @Props: Released
|
|
; @Author: JON
|
|
; @Changelog: 2022-05-10 JON
|
|
; @Manufacturer: GigaDevice - GigaDevice Semiconductor Inc.
|
|
; @Core: Cortex-M33F
|
|
; @Chip: GD32W515P0, GD32W515PI, GD32W515TG, GD32W515TI
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: mengd32w515x.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M33F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M33F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M33F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]SAU;Security Attribution Unit" "per , ""Core Registers (Cortex-M33F),Security Attribution Unit (SAU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M33F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M33F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M33F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M33F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M33F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "ADC (Analog to digital converter)"
|
|
(
|
|
menuitem "ADC" "per , ""ADC (Analog to digital converter),ADC"""
|
|
menuitem "SEC_ADC" "per , ""ADC (Analog to digital converter),SEC_ADC"""
|
|
)
|
|
popup "CAU (Cryptographic acceleration unit)"
|
|
(
|
|
menuitem "CAU" "per , ""CAU (Cryptographic acceleration unit),CAU"""
|
|
menuitem "SEC_CAU" "per , ""CAU (Cryptographic acceleration unit),SEC_CAU"""
|
|
)
|
|
popup "CRC (Cyclic redundancy check calculation unit)"
|
|
(
|
|
menuitem "CRC" "per , ""CRC (Cyclic redundancy check calculation unit),CRC"""
|
|
menuitem "SEC_CRC" "per , ""CRC (Cyclic redundancy check calculation unit),SEC_CRC"""
|
|
)
|
|
menuitem "DBG" "per , ""DBG (Debug support)"""
|
|
menuitem "DCB" "per , ""DCB (Debug Control Block)"""
|
|
if (cpuis("GD32W515P*"))
|
|
(
|
|
popup "DCI (Digital Camera Interface)"
|
|
(
|
|
menuitem "DCI" "per , ""DCI (Digital Camera Interface),DCI"""
|
|
menuitem "SEC_DCI" "per , ""DCI (Digital Camera Interface),SEC_DCI"""
|
|
)
|
|
)
|
|
popup "DMA (DMA controller)"
|
|
(
|
|
menuitem "DMA0" "per , ""DMA (DMA controller),DMA0"""
|
|
menuitem "DMA1" "per , ""DMA (DMA controller),DMA1"""
|
|
menuitem "SEC_DMA0" "per , ""DMA (DMA controller),SEC_DMA0"""
|
|
menuitem "SEC_DMA1" "per , ""DMA (DMA controller),SEC_DMA1"""
|
|
)
|
|
popup "EFUSE"
|
|
(
|
|
menuitem "EFUSE" "per , ""EFUSE,EFUSE"""
|
|
menuitem "SEC_EFUSE" "per , ""EFUSE,SEC_EFUSE"""
|
|
)
|
|
popup "EXTI (External interrupt/event controller)"
|
|
(
|
|
menuitem "EXTI" "per , ""EXTI (External interrupt/event controller),EXTI"""
|
|
menuitem "SEC_EXTI" "per , ""EXTI (External interrupt/event controller),SEC_EXTI"""
|
|
)
|
|
popup "FMC"
|
|
(
|
|
menuitem "FMC" "per , ""FMC,FMC"""
|
|
menuitem "SEC_FMC" "per , ""FMC,SEC_FMC"""
|
|
)
|
|
popup "FWDGT (Free watchdog timer)"
|
|
(
|
|
menuitem "FWDGT" "per , ""FWDGT (Free watchdog timer),FWDGT"""
|
|
menuitem "SEC_FWDGT" "per , ""FWDGT (Free watchdog timer),SEC_FWDGT"""
|
|
)
|
|
popup "GPIO (General Purpose I/O Ports And Peripheral I/O Lines)"
|
|
(
|
|
menuitem "GPIOA" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOA"""
|
|
menuitem "GPIOB" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOB"""
|
|
menuitem "GPIOC" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOC"""
|
|
menuitem "SEC_GPIOA" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOA"""
|
|
menuitem "SEC_GPIOB" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOB"""
|
|
menuitem "SEC_GPIOC" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOC"""
|
|
)
|
|
popup "HAU (HAU acceleration unit)"
|
|
(
|
|
menuitem "HAU" "per , ""HAU (HAU acceleration unit),HAU"""
|
|
menuitem "SEC_HAU" "per , ""HAU (HAU acceleration unit),SEC_HAU"""
|
|
)
|
|
if (cpuis("GD32W515P*"))
|
|
(
|
|
popup "HPDF (High-Performance Digital Filter)"
|
|
(
|
|
menuitem "HPDF" "per , ""HPDF (High-Performance Digital Filter),HPDF"""
|
|
menuitem "SEC_HPDF" "per , ""HPDF (High-Performance Digital Filter),SEC_HPDF"""
|
|
)
|
|
)
|
|
popup "I2C (Inter-Integrated Circuit)"
|
|
(
|
|
menuitem "I2C0" "per , ""I2C (Inter-Integrated Circuit),I2C0"""
|
|
menuitem "I2C1" "per , ""I2C (Inter-Integrated Circuit),I2C1"""
|
|
menuitem "SEC_I2C0" "per , ""I2C (Inter-Integrated Circuit),SEC_I2C0"""
|
|
menuitem "SEC_I2C1" "per , ""I2C (Inter-Integrated Circuit),SEC_I2C1"""
|
|
)
|
|
popup "ICACHE"
|
|
(
|
|
menuitem "ICACHE" "per , ""ICACHE,ICACHE"""
|
|
menuitem "SEC_ICACHE" "per , ""ICACHE,SEC_ICACHE"""
|
|
)
|
|
popup "PKCAU (Public Key Cryptographic Acceleration Unit)"
|
|
(
|
|
menuitem "PKCAU" "per , ""PKCAU (Public Key Cryptographic Acceleration Unit),PKCAU"""
|
|
menuitem "SEC_PKCAU" "per , ""PKCAU (Public Key Cryptographic Acceleration Unit),SEC_PKCAU"""
|
|
)
|
|
popup "PMU (Program Memory Unit)"
|
|
(
|
|
menuitem "PMU" "per , ""PMU (Program Memory Unit),PMU"""
|
|
menuitem "SEC_PMU" "per , ""PMU (Program Memory Unit),SEC_PMU"""
|
|
)
|
|
popup "QSPI (Queued Synchronous Peripheral Interface)"
|
|
(
|
|
menuitem "QSPI" "per , ""QSPI (Queued Synchronous Peripheral Interface),QSPI"""
|
|
menuitem "SEC_QSPI" "per , ""QSPI (Queued Synchronous Peripheral Interface),SEC_QSPI"""
|
|
)
|
|
popup "RCU (Reset and clock unit)"
|
|
(
|
|
menuitem "RCU" "per , ""RCU (Reset and clock unit),RCU"""
|
|
menuitem "SEC_RCU" "per , ""RCU (Reset and clock unit),SEC_RCU"""
|
|
)
|
|
popup "RTC (Real-time Counter)"
|
|
(
|
|
menuitem "RTC" "per , ""RTC (Real-time Counter),RTC"""
|
|
menuitem "SEC_RTC" "per , ""RTC (Real-time Counter),SEC_RTC"""
|
|
)
|
|
popup "SDIO (Secure digital input/output interface)"
|
|
(
|
|
menuitem "SDIO" "per , ""SDIO (Secure digital input/output interface),SDIO"""
|
|
menuitem "SEC_SDIO" "per , ""SDIO (Secure digital input/output interface),SEC_SDIO"""
|
|
)
|
|
popup "SPI (Serial peripheral interface)"
|
|
(
|
|
menuitem "I2S1_ADD" "per , ""SPI (Serial peripheral interface),I2S1_ADD"""
|
|
menuitem "SEC_I2S1_ADD" "per , ""SPI (Serial peripheral interface),SEC_I2S1_ADD"""
|
|
menuitem "SEC_SPI0" "per , ""SPI (Serial peripheral interface),SEC_SPI0"""
|
|
menuitem "SEC_SPI1" "per , ""SPI (Serial peripheral interface),SEC_SPI1"""
|
|
menuitem "SPI0" "per , ""SPI (Serial peripheral interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial peripheral interface),SPI1"""
|
|
)
|
|
popup "SQPI (Serial/Quad Parallel Interface)"
|
|
(
|
|
menuitem "SEC_SQPI" "per , ""SQPI (Serial/Quad Parallel Interface),SEC_SQPI"""
|
|
menuitem "SQPI" "per , ""SQPI (Serial/Quad Parallel Interface),SQPI"""
|
|
)
|
|
popup "SYSCFG (System configuration controller)"
|
|
(
|
|
menuitem "SEC_SYSCFG" "per , ""SYSCFG (System configuration controller),SEC_SYSCFG"""
|
|
menuitem "SYSCFG" "per , ""SYSCFG (System configuration controller),SYSCFG"""
|
|
)
|
|
popup "TIMER (Timer/Counter)"
|
|
(
|
|
menuitem "SEC_TIMER0" "per , ""TIMER (Timer/Counter),SEC_TIMER0"""
|
|
menuitem "SEC_TIMER1" "per , ""TIMER (Timer/Counter),SEC_TIMER1"""
|
|
menuitem "SEC_TIMER2" "per , ""TIMER (Timer/Counter),SEC_TIMER2"""
|
|
menuitem "SEC_TIMER3" "per , ""TIMER (Timer/Counter),SEC_TIMER3"""
|
|
menuitem "SEC_TIMER4" "per , ""TIMER (Timer/Counter),SEC_TIMER4"""
|
|
menuitem "SEC_TIMER5" "per , ""TIMER (Timer/Counter),SEC_TIMER5"""
|
|
menuitem "SEC_TIMER15" "per , ""TIMER (Timer/Counter),SEC_TIMER15"""
|
|
menuitem "SEC_TIMER16" "per , ""TIMER (Timer/Counter),SEC_TIMER16"""
|
|
menuitem "TIMER0" "per , ""TIMER (Timer/Counter),TIMER0"""
|
|
menuitem "TIMER1" "per , ""TIMER (Timer/Counter),TIMER1"""
|
|
menuitem "TIMER2" "per , ""TIMER (Timer/Counter),TIMER2"""
|
|
menuitem "TIMER3" "per , ""TIMER (Timer/Counter),TIMER3"""
|
|
menuitem "TIMER4" "per , ""TIMER (Timer/Counter),TIMER4"""
|
|
menuitem "TIMER5" "per , ""TIMER (Timer/Counter),TIMER5"""
|
|
menuitem "TIMER15" "per , ""TIMER (Timer/Counter),TIMER15"""
|
|
menuitem "TIMER16" "per , ""TIMER (Timer/Counter),TIMER16"""
|
|
)
|
|
popup "TRNG (Ture random number generator)"
|
|
(
|
|
menuitem "SEC_TRNG" "per , ""TRNG (Ture random number generator),SEC_TRNG"""
|
|
menuitem "TRNG" "per , ""TRNG (Ture random number generator),TRNG"""
|
|
)
|
|
popup "TSI (Touch sensing Interface)"
|
|
(
|
|
menuitem "SEC_TSI" "per , ""TSI (Touch sensing Interface),SEC_TSI"""
|
|
menuitem "TSI" "per , ""TSI (Touch sensing Interface),TSI"""
|
|
)
|
|
popup "TZPCU (Memory protection controller - block based)"
|
|
(
|
|
menuitem "SEC_TZBMPC0" "per , ""TZPCU (Memory protection controller - block based),SEC_TZBMPC0"""
|
|
menuitem "SEC_TZBMPC1" "per , ""TZPCU (Memory protection controller - block based),SEC_TZBMPC1"""
|
|
menuitem "SEC_TZBMPC2" "per , ""TZPCU (Memory protection controller - block based),SEC_TZBMPC2"""
|
|
menuitem "SEC_TZBMPC3" "per , ""TZPCU (Memory protection controller - block based),SEC_TZBMPC3"""
|
|
menuitem "SEC_TZIAC" "per , ""TZPCU (Memory protection controller - block based),SEC_TZIAC"""
|
|
menuitem "SEC_TZSPC" "per , ""TZPCU (Memory protection controller - block based),SEC_TZSPC"""
|
|
menuitem "TZBMPC0" "per , ""TZPCU (Memory protection controller - block based),TZBMPC0"""
|
|
menuitem "TZBMPC1" "per , ""TZPCU (Memory protection controller - block based),TZBMPC1"""
|
|
menuitem "TZBMPC2" "per , ""TZPCU (Memory protection controller - block based),TZBMPC2"""
|
|
menuitem "TZBMPC3" "per , ""TZPCU (Memory protection controller - block based),TZBMPC3"""
|
|
menuitem "TZIAC" "per , ""TZPCU (Memory protection controller - block based),TZIAC"""
|
|
menuitem "TZSPC" "per , ""TZPCU (Memory protection controller - block based),TZSPC"""
|
|
)
|
|
popup "USART (Universal synchronous asynchronous receiver transmitter)"
|
|
(
|
|
menuitem "SEC_USART0" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_USART0"""
|
|
menuitem "SEC_USART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_USART1"""
|
|
menuitem "SEC_USART2" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_USART2"""
|
|
menuitem "USART0" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART0"""
|
|
menuitem "USART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART1"""
|
|
menuitem "USART2" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART2"""
|
|
)
|
|
popup "USB_FS (USB on the go full speed device)"
|
|
(
|
|
menuitem "FS_DEVICE" "per , ""USB_FS (USB on the go full speed device),FS_DEVICE"""
|
|
menuitem "FS_GLOBAL" "per , ""USB_FS (USB on the go full speed device),FS_GLOBAL"""
|
|
menuitem "FS_HOST" "per , ""USB_FS (USB on the go full speed device),FS_HOST"""
|
|
menuitem "FS_PWRCLK" "per , ""USB_FS (USB on the go full speed device),FS_PWRCLK"""
|
|
menuitem "SEC_FS_DEVICE" "per , ""USB_FS (USB on the go full speed device),SEC_FS_DEVICE"""
|
|
menuitem "SEC_FS_GLOBAL" "per , ""USB_FS (USB on the go full speed device),SEC_FS_GLOBAL"""
|
|
menuitem "SEC_FS_HOST" "per , ""USB_FS (USB on the go full speed device),SEC_FS_HOST"""
|
|
menuitem "SEC_FS_PWRCLK" "per , ""USB_FS (USB on the go full speed device),SEC_FS_PWRCLK"""
|
|
)
|
|
popup "WWDGT (Window watchdog timer)"
|
|
(
|
|
menuitem "SEC_WWDGT" "per , ""WWDGT (Window watchdog timer),SEC_WWDGT"""
|
|
menuitem "WWDGT" "per , ""WWDGT (Window watchdog timer),WWDGT"""
|
|
)
|
|
)
|
|
)
|