400 lines
14 KiB
Plaintext
400 lines
14 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: ATSAME7x Specific Menu
|
|
; @Props: Released
|
|
; @Author: TRJ
|
|
; @Changelog: 2015-03-09 TRJ
|
|
; @Manufacturer: ATMEL - Atmel Corporation
|
|
; @Core: Cortex-M7
|
|
; @Chip: ATSAME70J19 ATSAME70J20 ATSAME70J21 ATSAME70N19 ATSAME70N20 ATSAME70N21
|
|
; ATSAME70Q19 ATSAME70Q20 ATSAME70Q21
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menatsame7x.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M7F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M7F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M7F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M7F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M7F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M7F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M7F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M7F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
menuitem "MATRIX;Bus Matrix" "per , ""MATRIX (Bus Matrix)"""
|
|
menuitem "UTMI;USB Transmitter Macrocell Interface" "per , ""UTMI (USB Transmitter Macrocell Interface)"""
|
|
menuitem "CHIPID;Chip Identifier" "per , ""CHIPID (Chip Identifier)"""
|
|
menuitem "EEFC;Enhanced Embedded Flash Controller" "per , ""EEFC (Enhanced Embedded Flash Controller)"""
|
|
menuitem "SUPC;Supply Controller" "per , ""SUPC (Supply Controller)"""
|
|
menuitem "WDT;Watchdog Timer" "per , ""WDT (Watchdog Timer)"""
|
|
menuitem "RSWDT;Reinforced Safety Watchdog Timer" "per , ""RSWDT (Reinforced Safety Watchdog Timer)"""
|
|
menuitem "RSTC;Reset Controller" "per , ""RSTC (Reset Controller)"""
|
|
menuitem "RTC;Real-time Clock" "per , ""RTC (Real-time Clock)"""
|
|
menuitem "RTT;Real-time Timer" "per , ""RTT (Real-time Timer)"""
|
|
if (cpuis("ATSAME70Q*"))
|
|
(
|
|
menuitem "SDRAMC;SDRAM Controller" "per , ""SDRAMC (SDRAM Controller)"""
|
|
)
|
|
menuitem "GPBR;General Purpose Backup Registers" "per , ""GPBR (General Purpose Backup Registers)"""
|
|
menuitem "PMC;Power Management Controller" "per , ""PMC (Power Management Controller)"""
|
|
popup "PIO;Parallel Input/Output"
|
|
(
|
|
if cpuis("ATSAME70Q*")
|
|
(
|
|
menuitem "Port A" "per , ""PIO (Parallel Input/Output),Port A"""
|
|
menuitem "Port B" "per , ""PIO (Parallel Input/Output),Port B"""
|
|
menuitem "Port C" "per , ""PIO (Parallel Input/Output),Port C"""
|
|
menuitem "Port D" "per , ""PIO (Parallel Input/Output),Port D"""
|
|
menuitem "Port E" "per , ""PIO (Parallel Input/Output),Port E"""
|
|
)
|
|
else if cpuis("ATSAME70N*")
|
|
(
|
|
menuitem "Port A" "per , ""PIO (Parallel Input/Output),Port A"""
|
|
menuitem "Port B" "per , ""PIO (Parallel Input/Output),Port B"""
|
|
menuitem "Port D" "per , ""PIO (Parallel Input/Output),Port D"""
|
|
)
|
|
else
|
|
(
|
|
menuitem "Port A" "per , ""PIO (Parallel Input/Output),Port A"""
|
|
menuitem "Port B" "per , ""PIO (Parallel Input/Output),Port B"""
|
|
menuitem "Port D" "per , ""PIO (Parallel Input/Output),Port D"""
|
|
)
|
|
)
|
|
menuitem "SMC;Static Memory Controller" "per , ""SMC (Static Memory Controller)"""
|
|
menuitem "XDMAC;Extensible DMA Controller" "per , ""XDMAC (Extensible DMA Controller)"""
|
|
menuitem "ISI;Image Sensor Interface" "per , ""ISI (Image Sensor Interface)"""
|
|
menuitem "USBHS;USB High-Speed Interface" "per , ""USBHS (USB High-Speed Interface)"""
|
|
menuitem "GMAC;Gigabit Ethernet MAC" "per , ""GMAC (Gigabit Ethernet MAC)"""
|
|
if (!cpuis("ATSAME70J*"))
|
|
(
|
|
menuitem "HSMCI;High Speed MultiMedia Card Interface" "per , ""HSMCI (High Speed MultiMedia Card Interface)"""
|
|
)
|
|
if (!cpuis("ATSAME70J*"))
|
|
(
|
|
if (cpuis("ATSAME70Q*"))
|
|
(
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI 0" "per , ""SPI (Serial Peripheral Interface),SPI 0"""
|
|
menuitem "SPI 1" "per , ""SPI (Serial Peripheral Interface),SPI 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "SPI;Serial Peripheral Interface" "per , ""SPI (Serial Peripheral Interface)"""
|
|
)
|
|
)
|
|
menuitem "QSPI;Quad SPI Interface" "per , ""QSPI (Quad SPI Interface)"""
|
|
popup "TWIHS;Two-wire Interface"
|
|
(
|
|
menuitem "TWIHS 0" "per , ""TWIHS (Two-wire Interface),TWIHS 0"""
|
|
menuitem "TWIHS 1" "per , ""TWIHS (Two-wire Interface),TWIHS 1"""
|
|
if (!cpuis("ATSAME70J*"))
|
|
(
|
|
menuitem "TWIHS 2" "per , ""TWIHS (Two-wire Interface),TWIHS 2"""
|
|
)
|
|
)
|
|
menuitem "SSC;Synchronous Serial Controller" "per , ""SSC (Synchronous Serial Controller)"""
|
|
popup "I2SC;Inter-IC Sound Controller"
|
|
(
|
|
menuitem "I2SC 0" "per , ""I2SC (Inter-IC Sound Controller),I2SC 0"""
|
|
menuitem "I2SC 1" "per , ""I2SC (Inter-IC Sound Controller),I2SC 1"""
|
|
)
|
|
if (!cpuis("ATSAME70J*"))
|
|
(
|
|
popup "USART;Universal Synchronous Asynchronous Receiver Transmitter"
|
|
(
|
|
menuitem "USART 0" "per , ""USART (Universal Synchronous Asynchronous Receiver Transmitter),USART 0"""
|
|
menuitem "USART 1" "per , ""USART (Universal Synchronous Asynchronous Receiver Transmitter),USART 1"""
|
|
menuitem "USART 2" "per , ""USART (Universal Synchronous Asynchronous Receiver Transmitter),USART 2"""
|
|
)
|
|
)
|
|
popup "UART;Universal Asynchronous Receiver Transmitter"
|
|
(
|
|
menuitem "UART 0" "per , ""UART (Universal Asynchronous Receiver Transmitter),UART 0"""
|
|
menuitem "UART 1" "per , ""UART (Universal Asynchronous Receiver Transmitter),UART 1"""
|
|
menuitem "UART 2" "per , ""UART (Universal Asynchronous Receiver Transmitter),UART 2"""
|
|
menuitem "UART 3" "per , ""UART (Universal Asynchronous Receiver Transmitter),UART 3"""
|
|
menuitem "UART 4" "per , ""UART (Universal Asynchronous Receiver Transmitter),UART 4"""
|
|
)
|
|
if (!cpuis("ATSAME70J*"))
|
|
(
|
|
popup "MCAN;Controller Area Network"
|
|
(
|
|
menuitem "MCAN0" "per , ""MCAN (Controller Area Network),MCAN0"""
|
|
menuitem "MCAN1" "per , ""MCAN (Controller Area Network),MCAN1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "MCAN;Controller Area Network" "per , ""MCAN (Controller Area Network)"""
|
|
)
|
|
popup "TC;Timer Counter"
|
|
(
|
|
menuitem "TC0" "per , ""TC (Timer Counter),TC0"""
|
|
menuitem "TC1" "per , ""TC (Timer Counter),TC1"""
|
|
menuitem "TC2" "per , ""TC (Timer Counter),TC2"""
|
|
menuitem "TC3" "per , ""TC (Timer Counter),TC3"""
|
|
)
|
|
popup "PWM;Pulse Width Modulation Controller"
|
|
(
|
|
menuitem "PWM0" "per , ""PWM (Pulse Width Modulation Controller),PWM0"""
|
|
menuitem "PWM1" "per , ""PWM (Pulse Width Modulation Controller),PWM1"""
|
|
)
|
|
popup "AFEC;Analog Front-End Controller"
|
|
(
|
|
menuitem "AFEC0" "per , ""AFEC (Analog Front-End Controller),AFEC0"""
|
|
menuitem "AFEC1" "per , ""AFEC (Analog Front-End Controller),AFEC1"""
|
|
)
|
|
menuitem "DACC;Digital-to-Analog Converter Controller" "per , ""DACC (Digital-to-Analog Converter Controller)"""
|
|
menuitem "ACC;Analog Comparator Controller" "per , ""ACC (Analog Comparator Controller)"""
|
|
menuitem "ICM;Integrity Check Monitor" "per , ""ICM (Integrity Check Monitor)"""
|
|
menuitem "TRNG;True Random Number Generator" "per , ""TRNG (True Random Number Generator)"""
|
|
menuitem "AES;Advanced Encryption Standard" "per , ""AES (Advanced Encryption Standard)"""
|
|
)
|
|
)
|