Files
Gen4_R-Car_Trace32/2_Trunk/demo/arm/hardware/zynq_ultrascale
2025-10-14 09:52:32 +09:00
..
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00
2025-10-14 09:52:32 +09:00

; --------------------------------------------------------------------------------
; @Title: Readme for ZYNQ-Ultrascale+
; @Description: Readme for ZYNQ-Ultrascale+
; @Keywords: ARM, Cortex-A53
; @Author: AME
; @Board: -
; @Chip: ZYNQ-ULTRASCALE+*
; @Props: ZIP
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
; --------------------------------------------------------------------------------
; $Id: readme.txt 18877 2022-02-02 07:04:07Z bschroefel $

= Bootmodes =
We recommend to use the JTAG-BOOT mode for the ZYNQ-Ultrascale. By the time of development of the scripts 
the JTAG-BOOT mode was the only bootmode which enables the JTAG Interface of the ZYNQ-Ultrascale+.

= Secure Access to AXI =
To make sure that a secure AXI access (ZAXI) is working, set jtag_dap_cfg[7:6] of the CSU to '11'.
All in all it is recommended to set jtag_dap_cfg (CSU) to 0xFF, to enable debugging and secure accesses.